Strato and Strato OS. Justin Zhang Senior Applications Engineering Manager. Your new weapon for verification challenge. Nov 2017
|
|
|
- Ellen Logan
- 5 years ago
- Views:
Transcription
1 Strato and Strato OS Your new weapon for verification challenge Justin Zhang Senior Applications Engineering Manager Nov 2017
2 Emulation Market Evolution Emulation moved to Virtualization with Veloce2 Data center friendliness Enterprise level usage Data Center Friendliness Global Access 2 Veloce Strato accelerates Moved to Application age Emulation as a virtual resource Cost Of Ownership reduction Vertical market focus ARM Summit Nov 2017
3 Veloce Strato Announcement REACHING 15B GATE CAPACITY MARK AHEAD OF MOORE S LAW John Cooley 3 ARM Summit Nov 2017
4 Veloce Strato : Value Proposition Capacity Scaling (2.5BG to 15BG) Best ROI Lowest COO 5x Productivity (3x Compile, 3x Bandwidth, 10x TTV) Data Center Friendly (Footprint, Air Cool, 1/3 Power/Gate, Uptime/Service) Easy Adoption, Migration and Use (Same Scripts, Apps, Use Model, Flows & Resource Efficient) 4 ARM Summit Nov 2017
5 Veloce the Complete Verification Platform Fault Virtual Network Deterministic ICE DFT Enterprise Server Power Coverage/ Assertions SW Debug Protocol Solutions (VirtuaLAB, isolve, Soft Models) Visualization Veloce Strato OS SW Core Compiler (Synth, Partition, PnR) Veloce Apps Use Modes (ICE, TBX, Virtual) Debug (Live waveform, Replay) Quattro 256M Gate Maximus 1B Gate Maximus 1B Gate Veloce StratoM 2.5B Gate Veloce StratoM 2.5B Gate Up to 15B Gate 5 Veloce Strato Update DAC June 2017
6 Veloce Strato Platform Best Productivity Up to 5x compile-runtime-debug productivity gain Faster compile: up to 3x with 100% success rate Faster time to visibility: up to 10x Faster co-model bandwidth: up to 3x SW and applications methodology and model reuse Largest portfolio offering for Virtual and ICE Lowest Cost Of Ownership Largest Effective Capacity Only platform that scales capacity to customer design needs Only platform with roadmap up to 15 B Gates 6 ARM Summit Nov 2017
7 Why Apps? 1 Structured set of features for specific needs 2 Easy to use interface 3 Customization 4 Platform independent 7 ARM Summit Nov 2017
8 Veloce the Complete Verification Platform Fault Virtual Network Deterministic ICE DFT Enterprise Server Power Coverage/ Assertions SW Debug Protocol Solutions (VirtuaLAB, isolve, Soft Models) Visualization Veloce Strato OS SW Core Compiler (Synth, Partition, PnR) Veloce Apps Use Modes (ICE, TBX, Virtual) Debug (Live waveform, Replay) Quattro 256M Gate Maximus 1B Gate Maximus 1B Gate Veloce StratoM 2.5B Gate Veloce StratoM 2.5B Gate Up to 15B Gate 8 ARM Summit Nov 2017
9 Veloce Power App Low power verification at SoC level where power controls come from application SW Handle Large SoC (RTL/Gate) with Full Visibility Performance for Complete Verification (e.g. OS Boot) [100s of Millions of Cycles] Accurate Power Numbers based on real switching activity Design Size # Cycles PCI Subsystem File Flow API Flow X Factor 42MG 11M 40 hours 5 hours 8x Processor 65MG 15 M 51 hours 6 hours 8.5X Video Enc-Dec 35MG 72 M 90 hours 8.5 hours 10.5x 9 ARM Summit Nov 2017
10 Low Power Management (UPF) Veloce Running Full SoC Embedded SW Running on Processor Processor Power control from SW Power Controller Block Multimedia (#3) Memory (#2) Storage (#5) Ethernet (#4) USB (#1) IEEE Std SW Driven Power Management Validation Design RTL & Gate UPF 1/2/3 Liberty Support Memory ON OFF Standby Debug Static & Dynamic checks Coverage Visualizer Power Console 10 ARM Summit Nov 2017
11 Power Analysis Identification of Power peaks Large peaks (~1us) -> e.g. Supply integrity Narrow peaks (~1ns) -> e.g. IR-Drop Verification of Power Domains Usage via UPF Signoff Power Plot Close Correlation ON OFF ON OFF Power Surges Identification di/dt voltage drop ON OFF Should be OFF Electro-migration High power on very long periods Veloce Activity Plot Hot Spots Identification Optimization targets, Local IR-Drop, 11 ARM Summit Nov 2017 Power Trends Compare activity plots across RTL drops
12 Current DFT Verification Scenario Functional Simulation Physical Verification DFT Verification Data Center CPU farm All the teams are competing for the same CPU resources Functional and Physical verification take priority for CPU access during tape-out DFT verification (Unit Delay and SDF) takes a long time, when time is limited Tapeout signoff happens with incomplete DFT verification 12 ARM Summit Nov 2017
13 Veloce DFT App : Accelerate DFT Verification DFT Verification Unit Delay Patterns Accelerate unit delay patterns using Veloce DFT Verification Patterns with SDF Achieve faster overall DFT verification Ensure entire DFT verification flow is done before tape-out signoff Simulate patterns with SDF back annotated using CPU farm Data Center CPU farm 13 ARM Summit Nov 2017
14 Tape-out Tape-out Veloce DFT App RTL Functional Verification Flow Mask Silicon Test Gate Level DFT Gate Level Verify DFT logic and BIST structure Increase pattern correctness, robustness, reliability (STIL and WGL) Pre-tapeout pattern validation, accelerate time to production Reduce ATE test time and costs 14 ARM Summit Nov 2017 Backend Implementation Flow Veloce DFT Initial Test Bring Up Qualified and Reduced Test Bring Up Design Functional Application Test DFT Simulation Improve Manufacturing Ramp-up and Time-to-Yield Veloce DFT Sensor 3.1 days 90 sec 3000x WideIO 83.3 days 2 hours 1000x Graphics 2.7 days 58 sec 4000x Improvements
15 Veloce Fault App Reference Model Golden Emulates design behavior in presence of structural faults Fault Injector Reference Model Faulty Diff Measures Fault Tolerance of the design Inject different types of structural faults Types: Stuck at 0/1, Transition, Bridging fault Monitors effects of faults Automates comparison of values from a golden run (no Faults) vs a faulty run Reports mismatches at runtime Important for safety critical industries (automotive, aerospace, military) 15 ARM Summit Nov 2017
16 Coverage % Veloce Coverage App Hard-to-reach corner cases requiring millions of clock cycles Coverage collection using real-world stimulus Boot OS and collect coverage while running software Coverage for safety compliance Simulation Cov % Emulation Cov % ARM Summit Nov 2017 Wall Clock Time
17 Veloce Deterministic ICE App SoC Design SoC Design Unique offering for Veloce ICE emulation Delivers repeatable behavior for ICE debug LiveStream generates waveform for entire ICE run Apps: Power, Coverage, Boost productivity for the traditional ICE use mode Strengthen ICE offering and enable path from ICE to Virtual 17 ARM Summit Nov 2017
18 Visualizer App Common platform for Veloce and Questa Short learning curve for transition from other debugger Biometric search, driver tracing, memory view,.. 18 ARM Summit Nov 2017
19 Job Management for Veloce : ES App Large Jobs ICE Jobs Accln Jobs Priority Jobs Busy Busy Free Free Free Free Reserve Reserve Job Queue Busy Busy Free Free Busy Busy Busy Free 19 ARM Summit Nov 2017
20 Enterprise Server App Maximize Veloce utilization & sharing Automated job scheduling & prioritization Flexible Veloce sharing by multiple teams worldwide On-the-fly utilization reports Support LSF, SGE, NC or custom High Priority Job Waiting Job #3 Waiting Job #2 Current Job #1 20 ARM Summit Nov 2017
21 Veloce VN App Unified pre/post-si development and test platform Virtual Machine : ease of use, debug, analyzers, SW configurable Post-Si traffic fidelity and statistics in pre-si verification SW SW Unchanged Ixia Test SW SW VM Platform Pre-Si Visualization, Debug, Analysis, Performance, Test Post-Si Unchanged SUT Drivers & Host SW HW Platform 21 ARM Summit Nov 2017
22 Configurable IP Reference Platform Driving SW Development Costs Down Access to Configurable IP Reference Platform Libs Android BM/Apps Application Framework Middle ware Android Run-time Drivers Virtual Layer Veloce Linux A complete open source stack Linux drivers to Android apps Benchmarks on OS Customized for vertical market segments Running on a configurable virtual platform Pre-configured for fast hybrid emulation with Veloce Fast OS boot>>>hw Accurate Common peripherals for the target market segment Full instrumentation for hardware, software, power, and performance debug Activity Android Linux Prompt Example Android OS Boot and GPU Benchmarking PLAID Time RTL Emulation Time 3 min 18 min Android Services 8 min 10 hr Android Apps 10 min >24 hr PLAID Hybrid Platforms 50X Emulation Full system level validation in the context of real software 22 ARM Summit Nov 2017
23
Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics
Veloce2 the Enterprise Verification Platform Simon Chen Emulation Business Development Director Mentor Graphics Agenda Emulation Use Modes Veloce Overview ARM case study Conclusion 2 Veloce Emulation Use
The Veloce Emulator and its Use for Verification and System Integration of Complex Multi-node SOC Computing System
The Veloce Emulator and its Use for Verification and System Integration of Complex Multi-node SOC Computing System Laurent VUILLEMIN Platform Compile Software Manager Emulation Division Agenda What is
Validation Strategies with pre-silicon platforms
Validation Strategies with pre-silicon platforms Shantanu Ganguly Synopsys Inc April 10 2014 2014 Synopsys. All rights reserved. 1 Agenda Market Trends Emulation HW Considerations Emulation Scenarios Debug
Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface
Thierry Berdah, Yafit Snir Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Agenda Typical Verification Challenges of MIPI CSI-2 SM designs IP, Sub System
Does FPGA-based prototyping really have to be this difficult?
Does FPGA-based prototyping really have to be this difficult? Embedded Conference Finland Andrew Marshall May 2017 What is FPGA-Based Prototyping? Primary platform for pre-silicon software development
Verification Futures The next three years. February 2015 Nick Heaton, Distinguished Engineer
Verification Futures The next three years February 2015 Nick Heaton, Distinguished Engineer Let s rewind to November 2011 2 2014 Cadence Design Systems, Inc. All rights reserved. November 2011 SoC Integration
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software
Verification Futures Nick Heaton, Distinguished Engineer, Cadence Design Systems
Verification Futures 2016 Nick Heaton, Distinguished Engineer, Cadence Systems Agenda Update on Challenges presented in 2015, namely Scalability of the verification engines The rise of Use-Case Driven
The Challenges of System Design. Raising Performance and Reducing Power Consumption
The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software
System-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
Yafit Snir Arindam Guha Cadence Design Systems, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces
Yafit Snir Arindam Guha, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and
Power: What s the problem?
Power: What s the problem? Industry trends and solutions in low power design Steve Carlson, Low Power Solutions Systems Verification Group April 2015 Agenda Industry Trends Power: what s the problem The
Virtual Hardware ECU How to Significantly Increase Your Testing Throughput!
Virtual Hardware ECU How to Significantly Increase Your Testing Throughput! Elektrobit Tech Day Jason Niatas Synopsys Inc. July 27, 2017 2017 Synopsys, Inc. 1 Agenda Automotive electronic evolution and
Software Driven Verification at SoC Level. Perspec System Verifier Overview
Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
Place Your Logo Here. K. Charles Janac
Place Your Logo Here K. Charles Janac President and CEO Arteris is the Leading Network on Chip IP Provider Multiple Traffic Classes Low Low cost cost Control Control CPU DSP DMA Multiple Interconnect Types
Software Verification for Low Power, Safety Critical Systems
Software Verification for Low Power, Safety Critical Systems 29 Nov 2016, Simon Davidmann info@imperas.com, Imperas Software Ltd. Page 1 Software Verification for Low Power, Safety Critical Systems Page
Beyond Hardware IP An overview of Arm development solutions
Beyond Hardware IP An overview of Arm development solutions 2018 Arm Limited Arm Technical Symposia 2018 Advanced first design cost (US$ million) IC design complexity and cost aren t slowing down 542.2
A holistic Pre-to-Post solution for Post-Si validation of SoC s
A holistic Pre-to-Post solution for Post-Si validation of SoC s Yael Abarbanel yael.abarbanel@intel.com Eli Singerman eli.singerman@intel.com Sean Baartmans sean.baartmans@intel.com DAC 2011 User Track
Beyond Soft IP Quality to Predictable Soft IP Reuse TSMC 2013 Open Innovation Platform Presented at Ecosystem Forum, 2013
Beyond Soft IP Quality to Predictable Soft IP Reuse TSMC 2013 Open Innovation Platform Presented at Ecosystem Forum, 2013 Agenda Soft IP Quality Establishing a Baseline With TSMC Soft IP Quality What We
NS115 System Emulation Based on Cadence Palladium XP
NS115 System Emulation Based on Cadence Palladium XP wangpeng 新岸线 NUFRONT Agenda Background and Challenges Porting ASIC to Palladium XP Software Environment Co Verification and Power Analysis Summary Background
Will Everything Start To Look Like An SoC?
Will Everything Start To Look Like An SoC? Vikas Gautam, Synopsys Verification Futures Conference 2013 Bangalore, India March 2013 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm AVM 1.0/2.0/3.0
Graph-Based Verification in a UVM Environment
Graph-Based Verification in a UVM Environment Staffan Berg European Applications Engineer July 2012 Graph-Based Intelligent Testbench Automation (itba) Welcome DVClub Attendees Organizers Presenters Verification
Figure 1: Target environment includes peripherals.
Virtualization Delivers Total Verification of SoC Hardware, Software, and Interfaces by Jim Kenney, Marketing Director, Emulation Division, Mentor Graphics With the majority of designs today containing
Early Software Development Through Emulation for a Complex SoC
Early Software Development Through Emulation for a Complex SoC FTF-NET-F0204 Raghav U. Nayak Senior Validation Engineer A P R. 2 0 1 4 TM External Use Session Objectives After completing this session you
100M Gate Designs in FPGAs
100M Gate Designs in FPGAs Fact or Fiction? NMI FPGA Network 11 th October 2016 Jonathan Meadowcroft, Cadence Design Systems Why in the world, would I do that? ASIC replacement? Probably not! Cost prohibitive
Growth outside Cell Phone Applications
ARM Introduction Growth outside Cell Phone Applications ~1B units shipped into non-mobile applications Embedded segment now accounts for 13% of ARM shipments Automotive, microcontroller and smartcards
Overview. Technology Details. D/AVE NX Preliminary Product Brief
Overview D/AVE NX is the latest and most powerful addition to the D/AVE family of rendering cores. It is the first IP to bring full OpenGL ES 2.0/3.1 rendering to the FPGA and SoC world. Targeted for graphics
Verification of Clock Domain Crossing Jitter and Metastability Tolerance using Emulation
Verification of Clock Domain Crossing Jitter and Metastability Tolerance using Emulation Ashish Hari ashish_hari@mentor.com Suresh Krishnamurthy k_suresh@mentor.com Amit Jain amit_jain@mentor.com Yogesh
A Seamless Tool Access Architecture from ESL to End Product
A Seamless Access Architecture from ESL to End Product Albrecht Mayer Infineon Technologies AG, 81726 Munich, Germany albrecht.mayer@infineon.com Abstract access to processor cores is needed from the first
Profiling and Debugging OpenCL Applications with ARM Development Tools. October 2014
Profiling and Debugging OpenCL Applications with ARM Development Tools October 2014 1 Agenda 1. Introduction to GPU Compute 2. ARM Development Solutions 3. Mali GPU Architecture 4. Using ARM DS-5 Streamline
PXI Tsunami in Semiconductor ATE Michael Dewey Geotest Marvin Test Systems Silicon Valley Test Conference
PXI Tsunami in Semiconductor ATE Michael Dewey Geotest Marvin Test Systems miked@geotestinc.com Silicon Valley Test Conference 2012 1 Agenda Geotest background Semiconductor market and trends PXI for semiconductor
Security and Performance Benefits of Virtualization
Security and Performance Benefits of Virtualization Felix Baum mentor.com/embedded Android is a trademark of Google Inc. Use of this trademark is subject to Google Permissions. Linux is the registered
Developing deterministic networking technology for railway applications using TTEthernet software-based end systems
Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Project n 100021 Astrit Ademaj, TTTech Computertechnik AG Outline GENESYS requirements
Verifying big.little using the Palladium XP. Deepak Venkatesan Murtaza Johar ARM India
Verifying big.little using the Palladium XP Deepak Venkatesan Murtaza Johar ARM India 1 Agenda PART 1 big.little overview What is big.little? ARM Functional verification methodology System Validation System
Contents 1 Introduction 2 Functional Verification: Challenges and Solutions 3 SystemVerilog Paradigm 4 UVM (Universal Verification Methodology)
1 Introduction............................................... 1 1.1 Functional Design Verification: Current State of Affair......... 2 1.2 Where Are the Bugs?.................................... 3 2 Functional
Will Everything Start To Look Like An SoC?
Will Everything Start To Look Like An SoC? Janick Bergeron, Synopsys Verification Futures Conference 2012 France, Germany, UK November 2012 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm
Synopsys Design Platform
Synopsys Design Platform Silicon Proven for FDSOI Swami Venkat, Senior Director, Marketing, Design Group September 26, 2017 2017 Synopsys, Inc. 1 Synopsys: Silicon to Software Software Application security
A Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes
A Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes Presented at Design Automation Conference (DAC) San Francisco, CA, June 4, 2012. Presented by Chuck Cruse FPGA Hardware
Combining Arm & RISC-V in Heterogeneous Designs
Combining Arm & RISC-V in Heterogeneous Designs Gajinder Panesar, CTO, UltraSoC gajinder.panesar@ultrasoc.com RISC-V Summit 3 5 December 2018 Santa Clara, USA Problem statement Deterministic multi-core
Optimizing Hardware/Software Development for Arm-Based Embedded Designs
Optimizing Hardware/Software Development for Arm-Based Embedded Designs David Zhang / Cadence Zheng Zhang / Arm Agenda Application challenges in ML/AI and 5G Engines for system development and verification
Virtual Platforms, Simulators and Software Tools
Virtual Platforms, Simulators and Software Tools DAC San Francisco June 2018 Simon Davidmann Imperas Software Ltd Page 1 Agenda Introduction to Imperas Embedded Software Development Challenges Range of
Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs
Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs Niu Feng Technical Specialist, ARM Tech Symposia 2016 Agenda Introduction Challenges: Optimizing cache coherent subsystem
Testable SOC Design. Sungho Kang
Testable SOC Design Sungho Kang 2001.10.5 Outline Introduction SOC Test Challenges IEEE P1500 SOC Test Strategies Conclusion 2 SOC Design Evolution Emergence of very large transistor counts on a single
Using Virtual Platforms To Improve Software Verification and Validation Efficiency
Using Virtual Platforms To Improve Software Verification and Validation Efficiency Odin Shen Staff FAE Arm Arm Tech Symposia Taiwan 2017 Software complexity and best practices Software Costs Increasing
Incisive Enterprise Verifier
Integrated formal analysis and simulation engines for faster verification closure With dual power from integrated formal analysis and simulation engines, Cadence Incisive Enterprise Verifier allows designers,
Platform for System LSI Development
Platform for System LSI Development Hitachi Review Vol. 50 (2001), No. 2 45 SOCplanner : Reducing Time and Cost in Developing Systems Tsuyoshi Shimizu Yoshio Okamura Yoshimune Hagiwara Akihisa Uchida OVERVIEW:
DFT Trends in the More than Moore Era. Stephen Pateras Mentor Graphics
DFT Trends in the More than Moore Era Stephen Pateras Mentor Graphics steve_pateras@mentor.com Silicon Valley Test Conference 2011 1 Outline Semiconductor Technology Trends DFT in relation to: Increasing
The Next Steps in the Evolution of Embedded Processors
The Next Steps in the Evolution of Embedded Processors Terry Kim Staff FAE, ARM Korea ARM Tech Forum Singapore July 12 th 2017 Cortex-M Processors Serving Connected Applications Energy grid Automotive
MediaTek Overview AI/5G-enabled Systems Test Challenges Systems Orientation New Opportunities
MediaTek Overview AI/5G-enabled Systems Test Challenges Systems Orientation New Opportunities Source: www.datasciencecentral.com/profiles/blogs/artificial-intelligence-vs-machine-learning-vs-deep-learning
ZeBu : A Unified Verification Approach for Hardware Designers and Embedded Software Developers
THE FASTEST VERIFICATION ZeBu : A Unified Verification Approach for Hardware Designers and Embedded Software Developers White Paper April, 2010 www.eve-team.com Introduction Moore s law continues to drive
DO-254 Testing of High Speed FPGA Interfaces by Nir Weintroub, CEO, and Sani Jabsheh, Verisense
DO-254 Testing of High Speed FPGA Interfaces by Nir Weintroub, CEO, and Sani Jabsheh, Verisense As the complexity of electronics for airborne applications continues to rise, an increasing number of applications
10 Steps to Virtualization
AN INTEL COMPANY 10 Steps to Virtualization WHEN IT MATTERS, IT RUNS ON WIND RIVER EXECUTIVE SUMMARY Virtualization the creation of multiple virtual machines (VMs) on a single piece of hardware, where
High Quality, Low Cost Test
Datasheet High Quality, Low Cost Test Overview is a comprehensive synthesis-based test solution for compression and advanced design-for-test that addresses the cost challenges of testing complex designs.
Using Mentor Questa for Pre-silicon Validation of IEEE based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation
Using Mentor Questa for Pre-silicon Validation of IEEE 1149.1-2013 based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation INTRODUCTION IEEE 1149.1-2013 is not your father s JTAG.
SoC / ASIC / FPGA / IP
Top Notch Solution Providers in design & Verification for SoC / ASIC / FPGA / IP Delivering high quality services with technical excellence, continuous innovation, passion and unyielding integrity. KACPER
Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
ARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
Enabling Safe, Secure, Smarter Cars from Silicon to Software. Jeff Hutton Synopsys Automotive Business Development
Enabling Safe, Secure, Smarter Cars from Silicon to Software Jeff Hutton Synopsys Automotive Business Development Safe Secure Smarter Systemic Complexity ADAS Autonomous V2X Infotainment Safe Secure Smarter
Combining TLM & RTL Techniques:
Combining TLM & RTL Techniques: A Silver Bullet for Pre-Silicon HW/SW Integration Frank Schirrmeister EDPS Monterey April 17 th 2014 Hardware/Software Systems Software Bare Metal Applications Communications
Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World
I N V E N T I V E Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World Frank Schirrmeister, Steve Brown, Larry Melling (Cadence) Dave Beal (Xilinx) Agenda Virtual Platforms Xilinx
ID 025C: An Introduction to the OSEK Operating System
ID 025C: An Introduction to the OSEK Operating System Version 1.0 1 James Dickie Product Manager for Embedded Software Real-time operating systems AUTOSAR software components Software logic analyzer Experience:
Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics
Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics INTRODUCTION Emulators, like Mentor Graphics Veloce, are able to run designs in RTL orders of magnitude faster than logic
SoC Verification Methodology. Prof. Chien-Nan Liu TEL: ext:
SoC Verification Methodology Prof. Chien-Nan Liu TEL: 03-4227151 ext:4534 Email: jimmy@ee.ncu.edu.tw 1 Outline l Verification Overview l Verification Strategies l Tools for Verification l SoC Verification
WAVE ONE MAINFRAME WAVE THREE INTERNET WAVE FOUR MOBILE & CLOUD WAVE TWO PERSONAL COMPUTING & SOFTWARE Arm Limited
WAVE ONE MAINFRAME WAVE THREE INTERNET WAVE FOUR MOBILE & CLOUD WAVE TWO PERSONAL COMPUTING & SOFTWARE Artificial Intelligence Fifth wave Data-driven computing era IoT Generating data 5G 5G Transporting
Multi-core microcontroller design with Cortex-M processors and CoreSight SoC
Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Joseph Yiu, ARM Ian Johnson, ARM January 2013 Abstract: While the majority of Cortex -M processor-based microcontrollers are
Java Embedded on ARM
Java Embedded on ARM The Embedded Market Evolving Rapidly Internet of Things 2.3B Internet Users Cloud for Embedded Devices Med-Large Embedded Multi-function Devices Enterprise Data and Applications Up
Impact of DFT Techniques on Wafer Probe
Impact of DFT Techniques on Wafer Probe Ron Leckie, CEO, INFRASTRUCTURE ron@infras.com Co-author: Charlie McDonald, LogicVision charlie@lvision.com The Embedded Test Company TM Agenda INFRASTRUCTURE Introduction
What are Embedded Systems? Lecture 1 Introduction to Embedded Systems & Software
What are Embedded Systems? 1 Lecture 1 Introduction to Embedded Systems & Software Roopa Rangaswami October 9, 2002 Embedded systems are computer systems that monitor, respond to, or control an external
Abstract. Testing Parameters. Introduction. Hardware Platform. Native System
Abstract In this paper, we address the latency issue in RT- XEN virtual machines that are available in Xen 4.5. Despite the advantages of applying virtualization to systems, the default credit scheduler
Software Defined Modem A commercial platform for wireless handsets
Software Defined Modem A commercial platform for wireless handsets Charles F Sturman VP Marketing June 22 nd ~ 24 th Brussels charles.stuman@cognovo.com www.cognovo.com Agenda SDM Separating hardware from
Accelerating Networking Products to Market by Lauro Rizzatti, Rizzatti LLC
Accelerating Networking Products to Market by Lauro Rizzatti, Rizzatti LLC Take a step down the stack beyond optical networks, switches, routers and software-defined networking to consider the networking
Fault-Injection testing and code coverage measurement using Virtual Prototypes on the context of the ISO standard
Fault-Injection testing and code coverage measurement using Virtual Prototypes on the context of the ISO 26262 standard NMI Automotive Electronics Systems 2013 Event Victor Reyes Technical Marketing System
Optimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd
Optimizing ARM SoC s with Carbon Performance Analysis Kits ARM Technical Symposia, Fall 2014 Andy Ladd Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block
Oracle Exadata X7. Uwe Kirchhoff Oracle ACS - Delivery Senior Principal Service Delivery Engineer
Oracle Exadata X7 Uwe Kirchhoff Oracle ACS - Delivery Senior Principal Service Delivery Engineer 05.12.2017 Oracle Engineered Systems ZFS Backup Appliance Zero Data Loss Recovery Appliance Exadata Database
Simulation Based Analysis and Debug of Heterogeneous Platforms
Simulation Based Analysis and Debug of Heterogeneous Platforms Design Automation Conference, Session 60 4 June 2014 Simon Davidmann, Imperas Page 1 Agenda Programming on heterogeneous platforms Hardware-based
Next-generation Power Aware CDC Verification What have we learned?
Next-generation Power Aware CDC Verification What have we learned? Kurt Takara, Mentor Graphics, kurt_takara@mentor.com Chris Kwok, Mentor Graphics, chris_kwok@mentor.com Naman Jain, Mentor Graphics, naman_jain@mentor.com
Supporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol SerDes PHY IP
Supporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol IP By William Chen and Osman Javed, Cadence Design Systems Applications such as the Internet of Things, cloud computing, and high-definition
Digital Systems Testing
Digital Systems Testing Verilog HDL for Design and Test Moslem Amiri, Václav Přenosil Embedded Systems Laboratory Faculty of Informatics, Masaryk University Brno, Czech Republic amiri@mail.muni.cz prenosil@fi.muni.cz
Efficient HW/SW Co-Design & Validation of Complex Emerging Systems
Efficient HW/SW Co-Design & Validation of Complex Emerging Systems Pre-silicon Prototyping Tools, Flows and Methodologies (TFM) for a first-pass silicon success! Jai Kumar System Validation Architect (Emulation-FPGA
Embedded HW/SW Co-Development
Embedded HW/SW Co-Development It May be Driven by the Hardware Stupid! Frank Schirrmeister EDPS 2013 Monterey April 18th SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal
Simulation-Based FlexRay TM Conformance Testing an OVM success story
Simulation-Based FlexRay TM Conformance Testing an OVM success story Mark Litterick, Co-founder & Verification Consultant, Verilab Abstract This article presents a case study on how the Open Verification
The Next Steps in the Evolution of ARM Cortex-M
The Next Steps in the Evolution of ARM Cortex-M Joseph Yiu Senior Embedded Technology Manager CPU Group ARM Tech Symposia China 2015 November 2015 Trust & Device Integrity from Sensor to Server 2 ARM 2015
Dr. Yassine Hariri CMC Microsystems
Dr. Yassine Hariri Hariri@cmc.ca CMC Microsystems 03-26-2013 Agenda MCES Workshop Agenda and Topics Canada s National Design Network and CMC Microsystems Processor Eras: Background and History Single core
StruxureWare TM. Data Center Expert. Data Center Infrastructure Management (DCIM) Software
StruxureWare TM Data Center Expert Data Center Infrastructure Management (DCIM) Software End to end data center infrastructure management software for monitoring and control of power, cooling, security
Creating hybrid FPGA/virtual platform prototypes
Creating hybrid FPGA/virtual platform prototypes Know how to use the PCIe-over-Cabling interface in its HAPS-60-based system to create a new class of hybrid prototypes. By Troy Scott Product Marketing
Bringing the benefits of Cortex-M processors to FPGA
Bringing the benefits of Cortex-M processors to FPGA Presented By Phillip Burr Senior Product Marketing Manager Simon George Director, Product & Technical Marketing System Software and SoC Solutions Agenda
Design Process. Design : specify and enter the design intent. Verify: Implement: verify the correctness of design and implementation
Design Verification 1 Design Process Design : specify and enter the design intent Verify: verify the correctness of design and implementation Implement: refine the design through all phases Kurt Keutzer
Europractice Cadence release. IC Package ASSURA 4.1 ASSURA 4.1 ASSURA 4.1
Release CTOS 14.2 Description Assura(TM) Design Rule Checker Assura(TM) Layout Vs. Schematic Verifier Assura(TM) Multiprocessor Option CCD Multi-Constraint Check Option Encounter (R) Conformal Constraint
The Embedded computing platform. Four-cycle handshake. Bus protocol. Typical bus signals. Four-cycle example. CPU bus.
The Embedded computing platform CPU bus. Memory. I/O devices. CPU bus Connects CPU to: memory; devices. Protocol controls communication between entities. Bus protocol Determines who gets to use the bus
Design Visibility Enhancement for Failure Analysis
Design Visibility Enhancement for Failure Analysis Etienne Auvray ST Microelectronics etienne.auvray@st.com ST: Typical FA Process Flow Three steps for fault isolation: Test-based Fault Isolation Global
ID 020C: Hardware-in-Loop: System Testing Without the System
ID 020C: Hardware-in-Loop: System Testing Without the System Applied Dynamics International Marcella Haghgooie Sr. Field Applications Engineer 13 October 2010 Version: 1.2 Marcella Haghgooie Sr. Field
It's not about the core, it s about the system
It's not about the core, it s about the system Gajinder Panesar, CTO, UltraSoC gajinder.panesar@ultrasoc.com RISC-V Workshop 18 19 July 2018 Chennai, India Overview Architecture overview Example Scenarios
l Some materials from various sources! Soma 1! l Apply a signal, measure output, compare l 32-bit adder test example:!
Acknowledgements! Introduction and Overview! Mani Soma! l Some materials from various sources! n Dr. Phil Nigh, IBM! n Principles of Testing Electronic Systems by S. Mourad and Y. Zorian! n Essentials
HETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE
HETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE Haibo Xie, Ph.D. Chief HSA Evangelist AMD China OUTLINE: The Challenges with Computing Today Introducing Heterogeneous System Architecture (HSA)
Implementing debug. and trace access. through functional I/O. Alvin Yang Staff FAE. Arm Tech Symposia Arm Limited
Implementing debug and trace access through functional I/O Alvin Yang Staff FAE Arm Tech Symposia 2017 Agenda Debug and trace access limitations A new approach Protocol based Bare metal vs mission mode
ASIC world. Start Specification Design Verification Layout Validation Finish
AMS Verification Agenda ASIC world ASIC Industrial Facts Why Verification? Verification Overview Functional Verification Formal Verification Analog Verification Mixed-Signal Verification DFT Verification
RapidIO.org Update.
RapidIO.org Update rickoco@rapidio.org June 2015 2015 RapidIO.org 1 Outline RapidIO Overview Benefits Interconnect Comparison Ecosystem System Challenges RapidIO Markets Data Center & HPC Communications
Test and Verification Solutions. ARM Based SOC Design and Verification
Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion