Leveraging Parallelware in MAESTRO and EPEEC

Size: px
Start display at page:

Download "Leveraging Parallelware in MAESTRO and EPEEC"

Transcription

1 Leveraging Parallelware in MAESTRO and EPEEC and Enhancements to Parallelware Manuel Arenaz PRACE booth #2033 Thursday, 15 November 2018 Dallas, US

2 Index European Research: H2020 FETHPC programme Parallelware Software before MAESTRO & EPEEC EPEEC: European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing Benefits and known limitations MAESTRO: Middleware for memory and data-awareness in workflows Projects MAESTRO and EPEEC Enhancements to Parallelware Software due to Maestro & EPEEC

3 Index European Research: H2020 FETHPC programme Parallelware Software before MAESTRO & EPEEC EPEEC: European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing Benefits and known limitations MAESTRO: Middleware for memory and data-awareness in workflows Projects MAESTRO and EPEEC Enhancements to Parallelware Software due to Maestro & EPEEC

4 European Research: H2020 FETHPC Programme Subtopic b) Exascale system software and management, to advance the state of the art in system software and management for node architectures. Subtopic a) High productivity programming environments for exascale, to simplify application software development for large- and extreme-scale systems. How can Parallelware tools help to address these R&D challenges?

5 Index European Research: H2020 FETHPC programme Parallelware Software before MAESTRO & EPEEC EPEEC: European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing Benefits and known limitations MAESTRO: Middleware for memory and data-awareness in workflows Projects MAESTRO and EPEEC Enhancements to Parallelware Software due to Maestro & EPEEC

6 Parallelware Software before MAESTRO & EPEEC Parallelware (libpw) Parallelware front-end Parallelware middle-end C OpenMP 4.5 Semantic Analysis Engine GUI Desktop Parallelware back-end OpenACC 2.0 Multi-Threading Offloading

7 Parallelware Software: Benefits Parallelware (libpw) Parallelware front-end Parallelware middle-end C OpenMP 4.5 Semantic Analysis Engine GUI Desktop Parallelware back-end OpenACC 2.0 Multi-Threading Offloading Good training tool for parallel programming, particularly for GPUs. Support for multithreading and offloading in OpenMP 4.5. Support for offloading in OpenACC. Good user messages explaining why and how a loop can be parallelized. Management of data scoping of variables (eg. private, shared, reduction) Good code examples for training. Multi-platform: Linux, Windows, MacOSX

8 Parallelware Software: Known Limitations Parallelware (libpw) Parallelware front-end Parallelware middle-end C OpenMP 4.5 Semantic Analysis Engine GUI Desktop Parallelware back-end OpenACC 2.0 Multi-Threading Offloading Needs enhancements to analyze real applications (eg. MPI+X). Lack of support for structs in C. Lack of support for C++ and Fortran. Lack of support for tasking and SIMD. Lack of support for multiple files and procedure calls. More precise support for data-scoping.

9 Index European Research: H2020 FETHPC programme Parallelware Software before MAESTRO & EPEEC EPEEC: European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing Benefits and known limitations MAESTRO: Middleware for memory and data-awareness in workflows Projects MAESTRO and EPEEC Enhancements to Parallelware Software due to Maestro & EPEEC

10 Middleware for memory and data-awareness in workflows Objective: Build a data-aware and memory-aware middleware framework that addresses ubiquitous problems of data movement in complex memory hierarchies and at many levels of the HPC software stack. Partners: Forschungszentrum Julich Gmbh (Juelich, Germany) - Coordinator Commissariat à l'énergie atomique et aux Énergies alternatives (CEA, France) Appentra Solutions SL (Appentra, Spain) Eidgenoessische Technische Hochschule Zuerich (ETH Zürich, Switzerland) European Centre for Medium-range Weather Forecasts (ECMWF, United Kingdom) Seagate Systems UK Limited (Seagate Systems, United Kingdom) Cray Computer Gmbh (Cray, Switzerland)

11 Middleware for memory and data-awareness in workflows The Maestro project has been set up to tackle one of the most important and difficult problems in HPC, namely the orchestration of data across multiple levels of the memory and storage hardware as well as the software stack. Although data movement is now recognized as the primary obstacle to performance efficiency, much of the software stack is not well suited to optimizing data movement, and was instead designed in an age where optimizing arithmetic operations was the priority. The Maestro project aims to capture the data- and memory-aware aspects of applications and the software stack into a new middleware layer which will perform basic data movement and optimisation on behalf of the application, also making use of modern memory systems. The Maestro project will provide a unique opportunity to challenge traditional approaches for handling data objects and data movements in complex HPC applications and workflows, which will be key for efficient exploitation of future exascale level supercomputers. Prof. Dirk Pleiter, Coordinator of the Maestro project.

12 Appentra will enhance the Parallelware software for data awareness to support the Maestro middleware. Appentra brings to the project its long experience in tools for static analysis of HPC codes, which will be used to analyze the application and workflow requirements of the Maestro middleware, and to co-design the Maestro middleware. Appentra brings to the project its long experience in tools for static analysis of HPC codes, which will be used to develop new components of the Maestro middleware concerned with data access and dataflow as well as data-aware execution and orchestration. Appentra will contribute to the validation and demonstration of the Maestro middleware. Appentra leads the coordination of the dissemination activities in Maestro.

13 Parallelware (libpw) Parallelware front-end Parallelware middle-end OpenMP 4.5 C Semantic Analysis Engine GUI Desktop Parallelware back-end OpenACC 2.0 Multi-Threading Offloading The Parallelware middle-end will be enhanced by adding the new source code static analysis capabilities needed by the Maestro data orchestration middleware.

14 Parallelware (libpw) Parallelware front-end Parallelware middle-end OpenMP 4.5 C Semantic Analysis Engine 1. GUI Desktop 2. OpenACC 2.0 Multi-Threading Offloading Preparation of the Parallelware software to expose the information available in the middle-end: Parallelware back-end Hidden in Parallelware Trainer as the amount of information would be overwhelming. Two new ways to expose the information of Parallelware middle-end: Parallelware Analyzer, new command-line tool. Extension to libpw, new API for third-party tools to access to Parallelware capabilities.

15 Parallelware (libpw) Parallelware front-end Parallelware middle-end Parallelware back-end OpenMP 4.5 C OpenACC 2.0 Semantic Analysis Engine Multi-Threading Offloading on going GUI Desktop Command Line Tool 3. First release of Parallelware Analyzer version BETA. a. b. Proposed first set of analyses: --datascoping, --functions, --datalayout, --code and --overview Enhancements to the Parallelware middle-end under development: i. ii. Tracking of scalars across multiple files and multiple procedures Tracking of fields of structs

16 Index European Research: H2020 FETHPC programme Parallelware Software before MAESTRO & EPEEC EPEEC: European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing Benefits and known limitations MAESTRO: Middleware for memory and data-awareness in workflows Projects MAESTRO and EPEEC Enhancements to Parallelware Software due to Maestro & EPEEC

17 European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing Objective: Develop and deploy a production-ready parallel programming environment that turns upcoming overwhelmingly-heterogeneous exascale supercomputers into manageable platforms for domain application developers. Partners: Barcelona Supercomputing Center - Centro Nacional de Supercomputacion (BSC, Spain) - Coordinator Fraunhofer Gesellschaft Zur Foerderung der Angewandten Forschung E.V. (Fraunhofer, Germany) Inesc ID - Instituto de Engenharia de Sistemas e Computadores, Investigação e Desenvolvimento em Lisboa (Inesc ID, Portugal) Institut National de Recherche en Informatique et Automatique (Inria, France) Appentra Solutions SL (Appentra, Spain) Cineca Consorzio Interuniversitario (Cineca, Italy) Eta Scale Ab (Eta Scale, Sweden) Centre Europeen de Recherche et de Formation Avancée en Calcul Scientifique (Cerfacs, France) Interuniversitair Micro-electronica Centrum (Imec, Belgium) Uppsala Universitet (Uu, Sweden)

18 European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing The consortium will significantly advance and integrate existing state-of-the-art components based on European technology (programming models, runtime systems, and tools) with key features enabling 3 overarching objectives: high coding productivity, high performance, and energy awareness. An automatic generator of compiler directives will provide outstanding coding productivity from the very beginning of the application developing/porting process. Developers will be able to leverage either shared memory or distributed-shared memory programming flavours, and code in their preferred language: C, Fortran, or C++. EPEEC will ensure the composability and interoperability of its programming models and runtimes, which will incorporate specific features to handle data-intensive and extreme-data applications. Enhanced leading-edge performance tools will offer integral profiling, performance prediction, and visualisation of traces. Five applications representative of different relevant scientific domains will serve as part of a strong inter-disciplinary co-design approach and as technology demonstrators. EPEEC exploits results from past FET projects that led to the cutting-edge software components it builds upon, and pursues influencing the most relevant parallel programming standardisation bodies.

19 Parallelware (libpw) Parallelware front-end Parallelware middle-end Parallelware back-end OpenMP 4.5 C Semantic Analysis Engine OpenACC 2.0 Multi-Threading Offloading on going GUI Desktop Command Line Tool The Parallelware front-end and back-end will be enhanced in order to meet the needs of the EPEEC highly productive programming environment for heterogeneous exascale computing. 19

20 Parallelware (libpw) Parallelware front-end Parallelware middle-end Parallelware back-end OpenMP 4.5 C Semantic Analysis Engine C++ Fortran OpenACC 2.0 OmpSs Multi-Threading Tasking Offloading FPGAs on going GUI Desktop Command Line Tool 1. Currently conducting studies to understand the requirements of the EPEEC applications, EPEEC programming models and EPEEC target hardware platforms. a. b. c. Programming languages: C++ (ie. C enriched with vector, algorithm and templates), Fortran Programming models: OmpSs, OpenMP (tasking) Hardware platforms: GPUs, FPGAs 20

21 Index European Research: H2020 FETHPC programme Parallelware Software before MAESTRO & EPEEC EPEEC: European joint Effort toward a Highly Productive Programming Environment for Heterogeneous Exascale Computing Benefits and known limitations MAESTRO: Middleware for memory and data-awareness in workflows Projects MAESTRO and EPEEC Enhancements to Parallelware Software due to Maestro & EPEEC

22 Enhancements to Parallelware Software Parallelware (libpw) Parallelware front-end Parallelware middle-end Parallelware back-end OpenMP 4.5 C Semantic Analysis Engine C++ Fortran OpenACC 2.0 OmpSs Multi-Threading Tasking Offloading FPGAs on going GUI Desktop Command Line Tool The projects MAESTRO and EPEEC have just started, so these capabilities will be developed incrementally following a co-design approach guided by (pre-)exascale applications.

23 Leveraging Parallelware in MAESTRO and EPEEC and Enhancements to Parallelware Manuel Arenaz PRACE booth #2033 Thursday, 15 November 2018 Dallas, US

Joachim Biercamp Deutsches Klimarechenzentrum (DKRZ) With input from Peter Bauer, Reinhard Budich, Sylvie Joussaume, Bryan Lawrence.

Joachim Biercamp Deutsches Klimarechenzentrum (DKRZ) With input from Peter Bauer, Reinhard Budich, Sylvie Joussaume, Bryan Lawrence. Joachim Biercamp Deutsches Klimarechenzentrum (DKRZ) With input from Peter Bauer, Reinhard Budich, Sylvie Joussaume, Bryan Lawrence. The ESiWACE project has received funding from the European Union s Horizon

More information

Barcelona Supercomputing Center

Barcelona Supercomputing Center www.bsc.es Barcelona Supercomputing Center Centro Nacional de Supercomputación EMIT 2016. Barcelona June 2 nd, 2016 Barcelona Supercomputing Center Centro Nacional de Supercomputación BSC-CNS objectives:

More information

The DEEP (and DEEP-ER) projects

The DEEP (and DEEP-ER) projects The DEEP (and DEEP-ER) projects Estela Suarez - Jülich Supercomputing Centre BDEC for Europe Workshop Barcelona, 28.01.2015 The research leading to these results has received funding from the European

More information

Earth System Sciences in the Times of Brilliant Technologies

Earth System Sciences in the Times of Brilliant Technologies Earth System Sciences in the Times of Brilliant Technologies ICES Biennial Workshop, Geneva, Switzerland Prof. Dr. Thomas Ludwig German Climate Computing Center (DKRZ) University of Hamburg, Department

More information

Overview Introduction to Ambient Networks (AN) Migration and Deployment Issues Migration Principles Migration Roadmap Phases Overlay vs. Interworking

Overview Introduction to Ambient Networks (AN) Migration and Deployment Issues Migration Principles Migration Roadmap Phases Overlay vs. Interworking Migration Roadmap to Ambient Networks Nick Papadoglou, Vodafone; Philip Eardley, BT; Bryan Busropan, TNO; Peter Karlsson, TeliaSonera; Helena Flygare,TeliaSonera; WilfriedSpeltacker, Lucent; David Moro,

More information

EU Research Infra Integration: a vision from the BSC. Josep M. Martorell, PhD Associate Director

EU Research Infra Integration: a vision from the BSC. Josep M. Martorell, PhD Associate Director EU Research Infra Integration: a vision from the BSC Josep M. Martorell, PhD Associate Director 11/2017 Ideas on 3 topics: 1. The BSC as a Research Infrastructure 2. The added-value of an European RI for

More information

HPC IN EUROPE. Organisation of public HPC resources

HPC IN EUROPE. Organisation of public HPC resources HPC IN EUROPE Organisation of public HPC resources Context Focus on publicly-funded HPC resources provided primarily to enable scientific research and development at European universities and other publicly-funded

More information

Building supercomputers from embedded technologies

Building supercomputers from embedded technologies http://www.montblanc-project.eu Building supercomputers from embedded technologies Alex Ramirez Barcelona Supercomputing Center Technical Coordinator This project and the research leading to these results

More information

DEISA. An European GRID-empowered infrastructure for Science and Industry" Pisa 11 maggio 2005 Angelo De Florio

DEISA. An European GRID-empowered infrastructure for Science and Industry Pisa 11 maggio 2005 Angelo De Florio DEISA An European GRID-empowered infrastructure for Science and Industry" Pisa 11 maggio 2005 Angelo De Florio Its goal jointly building and operating a distributed terascale supercomputing facility deep

More information

Debugging at Scale Lindon Locks

Debugging at Scale Lindon Locks Debugging at Scale Lindon Locks llocks@allinea.com Debugging at Scale At scale debugging - from 100 cores to 250,000 Problems faced by developers on real systems Alternative approaches to debugging and

More information

The EOSC A personal vision (supported by some facts)

The EOSC A personal vision (supported by some facts) The EOSC A personal vision (supported by some facts) Dr. Patrick J.C. Aerts PLAN-E 1 The EOSC-the bigger picture The European Open Science Cloud (EOSC) is ultimately about accelerating discovery 1 in Science

More information

AMD ACCELERATING TECHNOLOGIES FOR EXASCALE COMPUTING FELLOW 3 OCTOBER 2016

AMD ACCELERATING TECHNOLOGIES FOR EXASCALE COMPUTING FELLOW 3 OCTOBER 2016 AMD ACCELERATING TECHNOLOGIES FOR EXASCALE COMPUTING BILL.BRANTLEY@AMD.COM, FELLOW 3 OCTOBER 2016 AMD S VISION FOR EXASCALE COMPUTING EMBRACING HETEROGENEITY CHAMPIONING OPEN SOLUTIONS ENABLING LEADERSHIP

More information

Non-Conventional and Low-Cost Wireless Access Concepts in WWI Ambient Networks

Non-Conventional and Low-Cost Wireless Access Concepts in WWI Ambient Networks Non-Conventional and Low-Cost Wireless Access Concepts in WWI Ambient Networks ADHOC 04 Invited presentation Miguel Berg & Jan Markendahl, KTH/RST This presentation has been produced in the context of

More information

1. Publishable Summary

1. Publishable Summary 1. Publishable Summary 1.1Project objectives and context Identity management (IdM) has emerged as a promising technology to distribute identity information across security domains. In e-business scenarios,

More information

Tuning Alya with READEX for Energy-Efficiency

Tuning Alya with READEX for Energy-Efficiency Tuning Alya with READEX for Energy-Efficiency Venkatesh Kannan 1, Ricard Borrell 2, Myles Doyle 1, Guillaume Houzeaux 2 1 Irish Centre for High-End Computing (ICHEC) 2 Barcelona Supercomputing Centre (BSC)

More information

Workshop: Innovation Procurement in Horizon 2020 PCP Contractors wanted

Workshop: Innovation Procurement in Horizon 2020 PCP Contractors wanted Workshop: Innovation Procurement in Horizon 2020 PCP Contractors wanted Supercomputing Centre Institute for Advanced Simulation / FZJ 1 www.prace-ri.eu Challenges: Aging Society Energy Food How we can

More information

SPEED-5G overview Quality of Service Provision and capacity Expansion through Extended-DSA for 5G

SPEED-5G overview Quality of Service Provision and capacity Expansion through Extended-DSA for 5G SPEED-5G overview Quality of Service Provision and capacity Expansion through Extended-DSA for 5G CLEEN2016 Workshop @CROWNCOM 2016 31/05/2016, Grenoble Uwe Herzog, EURESCOM www.speed-5g.eu Quick overview

More information

GOING ARM A CODE PERSPECTIVE

GOING ARM A CODE PERSPECTIVE GOING ARM A CODE PERSPECTIVE ISC18 Guillaume Colin de Verdière JUNE 2018 GCdV PAGE 1 CEA, DAM, DIF, F-91297 Arpajon, France June 2018 A history of disruptions All dates are installation dates of the machines

More information

Towards Exascale Programming Models HPC Summit, Prague Erwin Laure, KTH

Towards Exascale Programming Models HPC Summit, Prague Erwin Laure, KTH Towards Exascale Programming Models HPC Summit, Prague Erwin Laure, KTH 1 Exascale Programming Models With the evolution of HPC architecture towards exascale, new approaches for programming these machines

More information

Future Internet Experiments over National Research & Education Networks: The Use Cases of FEDERICA & NOVI over European NRENs - GÉANT

Future Internet Experiments over National Research & Education Networks: The Use Cases of FEDERICA & NOVI over European NRENs - GÉANT Future Internet Experiments over National Research & Education Networks: The Use Cases of FEDERICA & NOVI over European NRENs - GÉANT Vasilis Maglaris Professor of Electrical & Computer Engineering, NTUA

More information

The Mont-Blanc approach towards Exascale

The Mont-Blanc approach towards Exascale http://www.montblanc-project.eu The Mont-Blanc approach towards Exascale Alex Ramirez Barcelona Supercomputing Center Disclaimer: Not only I speak for myself... All references to unavailable products are

More information

Victor Alessandrini IDRIS - CNRS

Victor Alessandrini IDRIS - CNRS Victor Alessandrini IDRIS - CNRS va@idris.fr Cooperative effort of national HPC centres, major HPC users and technology providers, to contribute to the development of computational grid infrastructures

More information

Pedraforca: a First ARM + GPU Cluster for HPC

Pedraforca: a First ARM + GPU Cluster for HPC www.bsc.es Pedraforca: a First ARM + GPU Cluster for HPC Nikola Puzovic, Alex Ramirez We ve hit the power wall ALL computers are limited by power consumption Energy-efficient approaches Multi-core Fujitsu

More information

EuroEXA Driving the technology towards exascale

EuroEXA Driving the technology towards exascale EuroEXA Driving the technology towards exascale John Goodacre Professor of Computer Architectures Advanced Processor Technologies Group University of Manchester This presentation summarises my personal

More information

EuroHPC Bologna 23 Marzo Gabriella Scipione

EuroHPC Bologna 23 Marzo Gabriella Scipione EuroHPC Bologna 23 Marzo 2018 Gabriella Scipione g.scipione@cineca.it EuroHPC - Europe's journey to exascale HPC http://eurohpc.eu/ What EuroHPC is a joint collaboration between European countries and

More information

EEPOS automation and energy management platform Technical documentation of the implemented EEPOS gateway and the related middleware

EEPOS automation and energy management platform Technical documentation of the implemented EEPOS gateway and the related middleware EEPOS - Energy management and decision support systems for energy positive neighbourhoods Co-funded by the European Commission within the 7 th Framework Programme. Grant Agreement no: 600050. 2012-10-01

More information

The EuroHPC strategic initiative

The EuroHPC strategic initiative Amsterdam, 12 December 2017 The EuroHPC strategic initiative Thomas Skordas Director, DG CONNECT-C, European Commission The European HPC strategy in Horizon 2020 Infrastructure Capacity of acquiring leadership-class

More information

Pre-announcement of upcoming procurement, NWP18, at National Supercomputing Centre at Linköping University

Pre-announcement of upcoming procurement, NWP18, at National Supercomputing Centre at Linköping University Pre-announcement of upcoming procurement, NWP18, at National Supercomputing Centre at Linköping University 2017-06-14 Abstract Linköpings universitet hereby announces the opportunity to participate in

More information

Update of Post-K Development Yutaka Ishikawa RIKEN AICS

Update of Post-K Development Yutaka Ishikawa RIKEN AICS Update of Post-K Development Yutaka Ishikawa RIKEN AICS 11:20AM 11:40AM, 2 nd of November, 2017 FLAGSHIP2020 Project Missions Building the Japanese national flagship supercomputer, post K, and Developing

More information

Performance-oriented development

Performance-oriented development Performance-oriented development Performance often regarded as a prost-process that is applied after an initial version has been created Instead, performance must be of concern right from the beginning

More information

International Association for Hydrogen Safety

International Association for Hydrogen Safety 1 Previously European FP6 Network of Excellence Now an International Association (not-for-profit AISBL) 2 Vision, Mission and Objectives Vision Hydrogen will be introduced globally as a safe and sustainable

More information

HPC SERVICE PROVISION FOR THE UK

HPC SERVICE PROVISION FOR THE UK HPC SERVICE PROVISION FOR THE UK 5 SEPTEMBER 2016 Dr Alan D Simpson ARCHER CSE Director EPCC Technical Director Overview Tiers of HPC Tier 0 PRACE Tier 1 ARCHER DiRAC Tier 2 EPCC Oxford Cambridge UCL Tiers

More information

NEW_InnoNet stakeholder analysis

NEW_InnoNet stakeholder analysis NEW_InnoNet stakeholder analysis The Near-Zero European Waste Innovation Network Matchpoint analysis of European projects related to WEEE, ELV and plastic packaging Brussels, NEW_InnoNet conference Introduction

More information

Generating SVG weather maps and meteorological graphs using Magics++

Generating SVG weather maps and meteorological graphs using Magics++ Generating SVG weather maps and meteorological graphs using Magics++ Stephan Siemen Graphics Section ECMWF Slide 1 1 Outline What is ECMWF? What is Magics++? How did we implement our SVG output? Some examples

More information

Hybrid KAUST Many Cores and OpenACC. Alain Clo - KAUST Research Computing Saber Feki KAUST Supercomputing Lab Florent Lebeau - CAPS

Hybrid KAUST Many Cores and OpenACC. Alain Clo - KAUST Research Computing Saber Feki KAUST Supercomputing Lab Florent Lebeau - CAPS + Hybrid Computing @ KAUST Many Cores and OpenACC Alain Clo - KAUST Research Computing Saber Feki KAUST Supercomputing Lab Florent Lebeau - CAPS + Agenda Hybrid Computing n Hybrid Computing n From Multi-Physics

More information

Administrative Status

Administrative Status Administrative Status Maria Oelinger COLLIDE / IIIS University of Duisburg-Essen Sep 2004 Växjö, Sweden oelinger@collide.info Structure Time schedule Statistics Consortium and Partners Deliverables Milestones

More information

Percipient StorAGe for Exascale Data Centric Computing Computing for the Exascale

Percipient StorAGe for Exascale Data Centric Computing Computing for the Exascale Percipient StorAGe for Exascale Data Centric Computing Computing for the Exascale Shaun de Witt Culham Centre for Fusion Energy, UK 2 nd Technical Meeting on Fusion Data Processing, Validation and Analysis

More information

The challenges of the ECMWF graphics packages

The challenges of the ECMWF graphics packages The challenges of the ECMWF graphics packages Sylvie Lamy-Thépaut Graphics Section ECMWF Slide 1 1 Outline Who are we? - ECMWF - The Graphics Section What are our Missions? - Magics - Metview - Wrep :

More information

Architecture, Programming and Performance of MIC Phi Coprocessor

Architecture, Programming and Performance of MIC Phi Coprocessor Architecture, Programming and Performance of MIC Phi Coprocessor JanuszKowalik, Piotr Arłukowicz Professor (ret), The Boeing Company, Washington, USA Assistant professor, Faculty of Mathematics, Physics

More information

GPU Debugging Made Easy. David Lecomber CTO, Allinea Software

GPU Debugging Made Easy. David Lecomber CTO, Allinea Software GPU Debugging Made Easy David Lecomber CTO, Allinea Software david@allinea.com Allinea Software HPC development tools company Leading in HPC software tools market Wide customer base Blue-chip engineering,

More information

OpenMP 4.0: A Significant Paradigm Shift in Parallelism

OpenMP 4.0: A Significant Paradigm Shift in Parallelism OpenMP 4.0: A Significant Paradigm Shift in Parallelism Michael Wong OpenMP CEO michaelw@ca.ibm.com http://bit.ly/sc13-eval SC13 OpenMP 4.0 released 2 Agenda The OpenMP ARB History of OpenMP OpenMP 4.0

More information

ETP4HPC IN A NUTSHELL

ETP4HPC IN A NUTSHELL ETP4HPC IN A NUTSHELL Building a globally competitive European world-class HPC technology value chain www.etp4hpc.eu office@etp4hpc.eu 13 November 2017 ETP4HPC Event 1 What you should know by the end of

More information

SPACE SITUATIONAL AWARENESS

SPACE SITUATIONAL AWARENESS SPACE SITUATIONAL AWARENESS BACKGROUND AND SPACE SURVEILLANCE STATUS Page: 1 BACKGROUND BACKGROUND PURPOSE OF THE SSA PROGRAMME The objective of the Space Situational Awareness (SSA) programme is to support

More information

GIGAS. GEOSS INSPIRE & GMES an Action in Support

GIGAS. GEOSS INSPIRE & GMES an Action in Support GEOSS INSPIRE & GMES an Action in Support Pier Giorgio Marchetti pier.giorgio.marchetti@esa.int Andrea Biancalana andrea.biancalana@esa.int Slide 1 Objectives (GEOSS INSPIRE & GMES an Action in Support)

More information

USER MANUAL FOR V1.0.

USER MANUAL FOR V1.0. USER MANUAL FOR V1.0 www.appentra.com 1. Introduction 5 1.1 How does Parallelware Trainer work? 5 1.2 How can Parallelware Trainer help me? 5 1.3 List of key features 5 1.4 Software requirements 6 1.4.1

More information

High Performance Computing : Code_Saturne in the PRACE project

High Performance Computing : Code_Saturne in the PRACE project High Performance Computing : Code_Saturne in the PRACE project Andy SUNDERLAND Charles MOULINEC STFC Daresbury Laboratory, UK Code_Saturne User Meeting Chatou 1st-2nd Dec 28 STFC Daresbury Laboratory HPC

More information

Extended Dataflow Model For Automated Parallel Execution Of Algorithms

Extended Dataflow Model For Automated Parallel Execution Of Algorithms Extended Dataflow Model For Automated Parallel Execution Of Algorithms Maik Schumann, Jörg Bargenda, Edgar Reetz and Gerhard Linß Department of Quality Assurance and Industrial Image Processing Ilmenau

More information

Programming Models for Multi- Threading. Brian Marshall, Advanced Research Computing

Programming Models for Multi- Threading. Brian Marshall, Advanced Research Computing Programming Models for Multi- Threading Brian Marshall, Advanced Research Computing Why Do Parallel Computing? Limits of single CPU computing performance available memory I/O rates Parallel computing allows

More information

AUTOMATIC SMT THREADING

AUTOMATIC SMT THREADING AUTOMATIC SMT THREADING FOR OPENMP APPLICATIONS ON THE INTEL XEON PHI CO-PROCESSOR WIM HEIRMAN 1,2 TREVOR E. CARLSON 1 KENZO VAN CRAEYNEST 1 IBRAHIM HUR 2 AAMER JALEEL 2 LIEVEN EECKHOUT 1 1 GHENT UNIVERSITY

More information

Addressing the Increasing Challenges of Debugging on Accelerated HPC Systems. Ed Hinkel Senior Sales Engineer

Addressing the Increasing Challenges of Debugging on Accelerated HPC Systems. Ed Hinkel Senior Sales Engineer Addressing the Increasing Challenges of Debugging on Accelerated HPC Systems Ed Hinkel Senior Sales Engineer Agenda Overview - Rogue Wave & TotalView GPU Debugging with TotalView Nvdia CUDA Intel Phi 2

More information

Conference Radisson Blu Centrum Hotel - WARSAW 04 / 05 October 2011

Conference Radisson Blu Centrum Hotel - WARSAW 04 / 05 October 2011 CETIEB Cost-Effective Tools for Better Indoor Environment in Retrofitted Energy Efficient Buildings Jürgen Frick MPA University of Stuttgart Conference 2011 Let s Construct Europe s Future With Innovative

More information

Next Generation CEA Computing Centres

Next Generation CEA Computing Centres Next Generation IO @ CEA Computing Centres J-Ch Lafoucriere ORAP Forum #39 2017-03-28 A long History of Storage Architectures Last Century Compute Systems Few Cray Supercomputers (vectors and MPP) Few

More information

PRESS RELEASE. PhoxTroT: Optical Interconnect Technologies Revolutionized Data Centers and HPC Systems

PRESS RELEASE. PhoxTroT: Optical Interconnect Technologies Revolutionized Data Centers and HPC Systems FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM Dec, 6, 2017 page 1 5 PhoxTroT: Optical Interconnect Technologies Revolutionized Data Centers and HPC Systems The research project PhoxTroT,

More information

OVERVIEW OF MPC JUNE 24 TH LLNL Meeting June 15th, 2015 PAGE 1

OVERVIEW OF MPC JUNE 24 TH LLNL Meeting June 15th, 2015 PAGE 1 OVERVIEW OF MPC Forum Teratec Patrick CARRIBA ULT, Julien JAEGER, Marc PERACHE CEA, DAM, DIF, F-91297 Arpajon, France www.cea.fr www.cea.fr JUNE 24 TH 2015 LLNL Meeting June 15th, 2015 PAGE 1 Context Starting

More information

From the latency to the throughput age. Prof. Jesús Labarta Director Computer Science Dept (BSC) UPC

From the latency to the throughput age. Prof. Jesús Labarta Director Computer Science Dept (BSC) UPC From the latency to the throughput age Prof. Jesús Labarta Director Computer Science Dept (BSC) UPC ETP4HPC Post-H2020 HPC Vision Frankfurt, June 24 th 2018 To exascale... and beyond 2 Vision The multicore

More information

Výpočetní zdroje IT4Innovations a PRACE pro využití ve vědě a výzkumu

Výpočetní zdroje IT4Innovations a PRACE pro využití ve vědě a výzkumu Výpočetní zdroje IT4Innovations a PRACE pro využití ve vědě a výzkumu Filip Staněk Seminář gridového počítání 2011, MetaCentrum, Brno, 7. 11. 2011 Introduction I Project objectives: to establish a centre

More information

Approaches to I/O Scalability Challenges in the ECMWF Forecasting System

Approaches to I/O Scalability Challenges in the ECMWF Forecasting System Approaches to I/O Scalability Challenges in the ECMWF Forecasting System PASC 16, June 9 2016 Florian Rathgeber, Simon Smart, Tiago Quintino, Baudouin Raoult, Stephan Siemen, Peter Bauer Development Section,

More information

NULIFE Network of excellence Nuclear plant life prediction. Rauno Rintamaa and Irina Aho-Mantila VTT, Espoo, Finland Coordinator of NULIFE

NULIFE Network of excellence Nuclear plant life prediction. Rauno Rintamaa and Irina Aho-Mantila VTT, Espoo, Finland Coordinator of NULIFE NULIFE Network of excellence Nuclear plant life prediction Rauno Rintamaa and Irina Aho-Mantila VTT, Espoo, Finland Coordinator of NULIFE NULIFE Background Integration, harmonisation and services were

More information

CLAW FORTRAN Compiler source-to-source translation for performance portability

CLAW FORTRAN Compiler source-to-source translation for performance portability CLAW FORTRAN Compiler source-to-source translation for performance portability XcalableMP Workshop, Akihabara, Tokyo, Japan October 31, 2017 Valentin Clement valentin.clement@env.ethz.ch Image: NASA Summary

More information

BSC and integrating persistent data and parallel programming models

BSC and integrating persistent data and parallel programming models www.bsc.es Barcelona, September 22 nd, 2015 BSC and integrating persistent data and parallel programming models Toni Cortes Leader of the storage-system research group Barcelona Supercomputing Center Centro

More information

Overview of research activities Toward portability of performance

Overview of research activities Toward portability of performance Overview of research activities Toward portability of performance Do dynamically what can t be done statically Understand evolution of architectures Enable new programming models Put intelligence into

More information

Open Archives Forum - Technical Validation -

Open Archives Forum - Technical Validation - Open Archives Forum - Technical Validation - Birgit Matthaei Humboldt University Berlin, Germany Computer and Media Service, Electronic Publishing Group birgit.matthaei@cms.hu-berlin.de Creating Information

More information

Innovative SOFC Architecture based on Triode Operation. Deliverable D6.2 Web site dedicated to the scientific community

Innovative SOFC Architecture based on Triode Operation. Deliverable D6.2 Web site dedicated to the scientific community Innovative SOFC Architecture based on Triode Operation Deliverable D6.2 Web site dedicated to the scientific community July, 2014 PROJECT DETAILS Title: Innovative SOFC Architecture based on Triode Operation

More information

Géraud Guilloud. Horizon-2020 appels Atelier 5G & Internet Technologies & Digital Security

Géraud Guilloud. Horizon-2020 appels Atelier 5G & Internet Technologies & Digital Security Géraud Guilloud Horizon-2020 appels 2016-2017 Atelier 5G & Internet Technologies & Digital Security Très récurrent dans ces thématiques - 2 - Programme H2020 trois priorités - 3 - ICT 5 Customised and

More information

Federated Services and Data Management in PRACE

Federated Services and Data Management in PRACE Federated Services and Data Management in PRACE G. Erbacci, (CINECA and PRACE) Collaborative Services for e-infrastructure Commons e-irg Workshop, Bratislava 15-16 November 2016 Partnership for Advanced

More information

Arm's role in co-design for the next generation of HPC platforms

Arm's role in co-design for the next generation of HPC platforms Arm's role in co-design for the next generation of HPC platforms Filippo Spiga Software and Large Scale Systems What it is Co-design? Abstract: Preparations for Exascale computing have led to the realization

More information

NEXTGenIO Performance Tools for In-Memory I/O

NEXTGenIO Performance Tools for In-Memory I/O NEXTGenIO Performance Tools for In- I/O holger.brunst@tu-dresden.de ZIH, Technische Universität Dresden 22 nd -23 rd March 2017 Credits Intro slides by Adrian Jackson (EPCC) A new hierarchy New non-volatile

More information

Project overview. Gelsomina Pappalardo National Research Council of Italy. AEROCOM - ACTRIS Meeting Hamburg, Germany 26 September 2013

Project overview. Gelsomina Pappalardo National Research Council of Italy. AEROCOM - ACTRIS Meeting Hamburg, Germany 26 September 2013 Project overview Gelsomina Pappalardo National Research Council of Italy AEROCOM - ACTRIS Meeting Hamburg, Germany 26 September 2013 At a glance Title: Instrument: Budget: Duration: Consortium: Project

More information

F-Interop Online Platform of Interoperability and Performance Tests for the Internet of Things

F-Interop Online Platform of Interoperability and Performance Tests for the Internet of Things 22 F-Interop Online Platform of Interoperability and Performance Tests for the Internet of Things Sébastien Ziegler 1, Loïc Baron 2, Brecht Vermeulen 3 and Serge Fdida 2 1 Mandat International, Switzerland

More information

The Digitising European Industry strategy & H2020 calls related to Cyber-Physical Systems

The Digitising European Industry strategy & H2020 calls related to Cyber-Physical Systems The Digitising European Industry strategy & H2020 calls related to Cyber-Physical Systems #DigitiseEU Dr. Werner Steinhögl European Commission - DG CONNECT Technologies and Systems for Digitising Industry

More information

Compiler Tools for HighLevel Parallel Languages

Compiler Tools for HighLevel Parallel Languages Compiler Tools for HighLevel Parallel Languages Paul Keir Codeplay Software Ltd. LEAP Conference May 21st 2013 Presentation Outline Introduction EU Framework 7 Project: LPGPU Offload C++ for PS3 Memory

More information

The Heterogeneous Programming Jungle. Service d Expérimentation et de développement Centre Inria Bordeaux Sud-Ouest

The Heterogeneous Programming Jungle. Service d Expérimentation et de développement Centre Inria Bordeaux Sud-Ouest The Heterogeneous Programming Jungle Service d Expérimentation et de développement Centre Inria Bordeaux Sud-Ouest June 19, 2012 Outline 1. Introduction 2. Heterogeneous System Zoo 3. Similarities 4. Programming

More information

MPI in 2020: Opportunities and Challenges. William Gropp

MPI in 2020: Opportunities and Challenges. William Gropp MPI in 2020: Opportunities and Challenges William Gropp www.cs.illinois.edu/~wgropp MPI and Supercomputing The Message Passing Interface (MPI) has been amazingly successful First released in 1992, it is

More information

IT Innovation Centre, University of Southampton, UK. Deutsches Geo-Forschungs-Zentrum - GFZ, Germany. Fraunhofer IOSB, Germany

IT Innovation Centre, University of Southampton, UK. Deutsches Geo-Forschungs-Zentrum - GFZ, Germany. Fraunhofer IOSB, Germany Collaborative, Complex and Critical Decision-Support in Evolving Crisis Multi-disciplinary approaches to intelligently sharing largevolumes of real-time sensor data during natural disasters Stuart E. Middleton

More information

HUMBOLDT Application Scenario: Protected Areas

HUMBOLDT Application Scenario: Protected Areas CC by Erlend Schei Copyright by Kecko Copyright by Michael Bezzina CC by Gunnar Ries Copyright by Michael Bezzina Copyright by Michael Bezzina Copyright by Michael Bezzina CC by fs999 CC by Jordan Nielsen

More information

Advances in Time-Parallel Four Dimensional Data Assimilation in a Modular Software Framework

Advances in Time-Parallel Four Dimensional Data Assimilation in a Modular Software Framework Advances in Time-Parallel Four Dimensional Data Assimilation in a Modular Software Framework Brian Etherton, with Christopher W. Harrop, Lidia Trailovic, and Mark W. Govett NOAA/ESRL/GSD 28 October 2016

More information

Designing a System Engineering Environment in a structured way

Designing a System Engineering Environment in a structured way Designing a System Engineering Environment in a structured way Anna Todino Ivo Viglietti Bruno Tranchero Leonardo-Finmeccanica Aircraft Division Torino, Italy Copyright held by the authors. Rubén de Juan

More information

IRRIIS - Integrated Risk Reduction of Information-based Infrastructure Systems

IRRIIS - Integrated Risk Reduction of Information-based Infrastructure Systems - Integrated Risk Reduction of Information-based Infrastructure Systems Uwe Beyer Felix Flentge IRRIIS- FP6-2005 IST-4 EC - LOGO Vision To enhance substantially the dependability of Large Complex Critical

More information

An Introduction to OpenACC

An Introduction to OpenACC An Introduction to OpenACC Alistair Hart Cray Exascale Research Initiative Europe 3 Timetable Day 1: Wednesday 29th August 2012 13:00 Welcome and overview 13:15 Session 1: An Introduction to OpenACC 13:15

More information

D9.3 STREETLIFE Website

D9.3 STREETLIFE Website Ref. Ares(2014)1625893-19/05/2014 FP7-SMARTCITIES-2013 STREETLIFE Steering towards Green and Perceptive Mobility of the Future WP9 - DISSEMINATION AND EXPLOITATION Due date: 28.02.2014 Delivery Date: 29.04.2014

More information

A Breakthrough in Non-Volatile Memory Technology FUJITSU LIMITED

A Breakthrough in Non-Volatile Memory Technology FUJITSU LIMITED A Breakthrough in Non-Volatile Memory Technology & 0 2018 FUJITSU LIMITED IT needs to accelerate time-to-market Situation: End users and applications need instant access to data to progress faster and

More information

CASCOM. Context-Aware Business Application Service Co-ordination ordination in Mobile Computing Environments

CASCOM. Context-Aware Business Application Service Co-ordination ordination in Mobile Computing Environments CASCOM Context-Aware Business Application Service Co-ordination ordination in Mobile Computing Environments Specific Targeted Research Project SIXTH FRAMEWORK PROGRAMME PRIORITY [FP6-2003 2003-IST-2] INFORMATION

More information

IS-ENES2 Kick-off meeting Sergi Girona, Chair of the Board of Directors

IS-ENES2 Kick-off meeting Sergi Girona, Chair of the Board of Directors IS-ENES2 Kick-off meeting Sergi Girona, Chair of the Board of Directors CNRS, Meudon Bellevue, Paris, 28-May-2013 The HPC European e-infrastructure (ESFRI) 25 members, AISBL since 2010 530 M! for 2010-2015

More information

Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS

Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS Who am I? Education Master of Technology, NTNU, 2007 PhD, NTNU, 2010. Title: «Managing Shared Resources in Chip Multiprocessor Memory

More information

Energy Efficiency Tuning: READEX. Madhura Kumaraswamy Technische Universität München

Energy Efficiency Tuning: READEX. Madhura Kumaraswamy Technische Universität München Energy Efficiency Tuning: READEX Madhura Kumaraswamy Technische Universität München Project Overview READEX Starting date: 1. September 2015 Duration: 3 years Runtime Exploitation of Application Dynamism

More information

The Go4IT project. Toward a TTCN-3 open environment for IPv6 protocols testing. Project identity card

The Go4IT project. Toward a TTCN-3 open environment for IPv6 protocols testing. Project identity card The Go4IT project Toward a TTCN-3 open environment for IPv6 protocols testing TTCN-3 User Conference 2006 - Berlin Project identity card Integrated Infrastructure Initiative Started in Nov 2005 30 month

More information

FPGA-based Supercomputing: New Opportunities and Challenges

FPGA-based Supercomputing: New Opportunities and Challenges FPGA-based Supercomputing: New Opportunities and Challenges Naoya Maruyama (RIKEN AICS)* 5 th ADAC Workshop Feb 15, 2018 * Current Main affiliation is Lawrence Livermore National Laboratory SIAM PP18:

More information

Eurocode Basis of structural design

Eurocode Basis of structural design BRITISH STANDARD Eurocode Basis of structural design BS EN 1990:2002 +A1:2005 Incorporating corrigenda December 2008 and April 2010 ICS 91.010.30; 91.080.01 National foreword This British Standard is the

More information

Cloud-based Rapid Elastic MAnufacturing

Cloud-based Rapid Elastic MAnufacturing Cloud-based Rapid Elastic MAnufacturing WP9 Impact D9.2.1 Promotion and Promotional Material Deliverable Lead: TANet Contributing Partners: ASC Delivery 03/2015 Dissemination Level: Public Version 1.0

More information

EU-TW Partnership. l l

EU-TW Partnership. l l l l EU-TW Partnership To establish formal 5G cooperation between Taiwan and Europe To enable Taiwan s participation in H2020 projects as a strategic partner Eco-system Global Linkage Agreement with EC,

More information

This document is a preview generated by EVS

This document is a preview generated by EVS TECHNICAL REPORT RAPPORT TECHNIQUE TECHNISCHER BERICHT CLC/TR 50600-99-3 August 2018 ICS 35.020; 35.110; 35.160 English Version Information technology - Data centre facilities and infrastructures - Part

More information

Interconnection of Armenian e- Infrastructures with the pan- Euroepan Integrated Environments

Interconnection of Armenian e- Infrastructures with the pan- Euroepan Integrated Environments Interconnection of Armenian e- Infrastructures with the pan- Euroepan Integrated Environments H. Astsatryan Institute for Informatics and Automation Problems, National Academy of Sciences of the Republic

More information

EO Ground Segment Evolution Reflections by

EO Ground Segment Evolution Reflections by EO Ground Segment Evolution Reflections by Interoute Jonathan Brown Marketing Director Workshop 2015, 24 th September 2015 ESA/ESRIN Frascati Interoute, from the ground to the cloud 1. Interoute is the

More information

The Mont-Blanc project Updates from the Barcelona Supercomputing Center

The Mont-Blanc project Updates from the Barcelona Supercomputing Center montblanc-project.eu @MontBlanc_EU The Mont-Blanc project Updates from the Barcelona Supercomputing Center Filippo Mantovani This project has received funding from the European Union's Horizon 2020 research

More information

CSD3 The Cambridge Service for Data Driven Discovery. A New National HPC Service for Data Intensive science

CSD3 The Cambridge Service for Data Driven Discovery. A New National HPC Service for Data Intensive science CSD3 The Cambridge Service for Data Driven Discovery A New National HPC Service for Data Intensive science Dr Paul Calleja Director of Research Computing University of Cambridge Problem statement Today

More information

Digital Single Market Technologies and Public Service Modernisation Package -DSM. Grazyna Wojcieszko DG CONNECT

Digital Single Market Technologies and Public Service Modernisation Package -DSM. Grazyna Wojcieszko DG CONNECT Digital Single Market Technologies and Public Service Modernisation Package -DSM Grazyna Wojcieszko DG CONNECT Business and the Digital Universe, IDC, 2012 Tapping into the potential of data Data is not

More information

SEVENTH FRAMEWORK PROGRAMME THEME [ICT ] [Photonics]

SEVENTH FRAMEWORK PROGRAMME THEME [ICT ] [Photonics] SEVENTH FRAMEWORK PROGRAMME THEME [ICT-2013.3.2] [Photonics] SPIRIT Software-defined energy-efficient Photonic transceivers IntRoducing Intelligence and dynamicity in Terabit superchannels for flexible

More information

TEDS BEE TEST OF DIGITAL SERVICES FOR BUILDING ENERGY EFFICIENCY A PROJECT TOWARDS THE ENERGY SAVING AND SUSTAINABILITY OF PUBLIC BUILDINGS

TEDS BEE TEST OF DIGITAL SERVICES FOR BUILDING ENERGY EFFICIENCY A PROJECT TOWARDS THE ENERGY SAVING AND SUSTAINABILITY OF PUBLIC BUILDINGS 4 TEDS BEE TEST OF DIGITAL SERVICES FOR BUILDING ENERGY EFFICIENCY A PROJECT TOWARDS THE ENERGY SAVING AND SUSTAINABILITY OF PUBLIC BUILDINGS 4 TEDS BEE A project led by Ferrovial Servicios towards the

More information

Towards a codelet-based runtime for exascale computing. Chris Lauderdale ET International, Inc.

Towards a codelet-based runtime for exascale computing. Chris Lauderdale ET International, Inc. Towards a codelet-based runtime for exascale computing Chris Lauderdale ET International, Inc. What will be covered Slide 2 of 24 Problems & motivation Codelet runtime overview Codelets & complexes Dealing

More information

Data Replication: Automated move and copy of data. PRACE Advanced Training Course on Data Staging and Data Movement Helsinki, September 10 th 2013

Data Replication: Automated move and copy of data. PRACE Advanced Training Course on Data Staging and Data Movement Helsinki, September 10 th 2013 Data Replication: Automated move and copy of data PRACE Advanced Training Course on Data Staging and Data Movement Helsinki, September 10 th 2013 Claudio Cacciari c.cacciari@cineca.it Outline The issue

More information