Project Name. No 1 Alhaad Gokhale Shubham Mahajan. Number 08CS EC3506
|
|
- Juniper Casey
- 5 years ago
- Views:
Transcription
1 Group Name No 1 Alhaad Gokhale Shubham Mahajan Roll Number 08CS EC3506 Project Name PLA to AND-XOR Format: Given a multi-output function representation in.pla format, use a BDD-based mapping technique to convert it to AND-XOR format. Apply transformations to the AND-XOR graph so as to optimize some objective function. 2 Sankhadeep Pal 08EC3212 Fault Diagnosis: Create a fault simulator where a fault can be applied to the faulty circuit to find out the faulty response of the circuit. Built a full response dictionary and based on the faulty response create the diagnostic tree and find out the fault injected. 3 Arpit Agarwal Neela Abhinav 4 Srijan Kumar Rajesh Ranjan 5 Kalpak Tapas Rahul Katare 6 Chitresh Sinha Arohi Kumar 08CS CS CS CS CS CS CS CS1014 Deterministic Test Generation for Combinational Circuit: Implement a test pattern generation algorithm for combinational circuits similar to PODEM, which will take a circuit in ISCAS-85 format as input, and a given fault list, and will output the test vectors as output. Parallel Pattern Multiple Stuck-at Fault Simulator for Combinational Circuits: Implement a parallel pattern multiple stuck-at fault simulator using any programming language. Your code should be able to run with large circuits (circuits with more than 10k gates). The simulator will take as input a combinational circuit in ISCAS-89 (scan) benchmark format, the fault list, and the test vectors, and will produce as output (i) a file containing the list of the faults and their corresponding detection patterns (do not perform fault dropping), and (ii) a file containing the output responses of the test patterns in presence of the faults. Deductive Fault Simulator for Combinational Circuits: Design a two-valued deductive fault simulator for combinational circuits, which can accept input circuit description in ISCAS-85 format. Generate the collapsed fault list using equivalence and dominance relations. The fault list, and input pattern set have to be read from files, and the simulation results also to be stored in a file. Programmable Test Pattern Generator for BIST: Design a LFSR based pattern generator for hard-to-detect-faults using deterministic test patterns. Initially generate random patterns for easy-to-detect faults in the circuit. Then modify the characteristic polynomial and/or reseeding technique to generate the obtained test patterns.
2 7 Rohan Khandelwal Sagar Khurana 8 Gaurav Kumar Rathi Himanshu Agarwal 9 Rishi Mittal Mayank Parasar 10 S. Vinodh Kumar Shrey Sharma 11 Ravdeep Singh Gill Swastik Singh 12 Gaurab Paul Rishabh Agrawal 13 Swarn Prabhat Abhishek Mitruka 09CS CS CS CS EC IE CS CS CS CS CS CS CS CS3016 Transition Fault Simulator: Implement a transition fault simulator using any programming language. Your simulator should be able to simulate both single and multiple faults. Your program should take as inputs a circuit in ISCAS-89 (scan) benchmark format, a file containing the faults present in the circuit, a file containing test patterns, and a file containing the delays of standard gates (like: NAND, NOR, AND, OR, XOR, XNOR, NOT, and buffer). The outputs that will be generated are: a file containing the list of the faults and their corresponding detection patterns (do not perform fault dropping), and a file containing the output responses of the test patterns in presence of the faults. Hint: Transition fault simulation can be performed using stuck-at fault simulation. Circuit Partitioning: Given the specification of a multioutput function in.pla format, write a program to partition the original specification into a cascade of simpler specifications. The objective function to be optimized will be the quantum cost of the exclusive-or sum-or-product (ESOP) realizations of the partitioned specifications. Dynamic Power Estimation for Combinational Circuit: Pseudo-random Test Generation: Write a program which will read a circuit in ISCAS-85 format, and the specifications of a LFSR based pseudo-random pattern generator, and will produce an output data file showing the variation of percentage fault coverage with the number of patterns. Implement any fault simulator of your choice. DFT Insertion: Given a sequential circuit in ISCAS-89 format, write a program to insert DFT into the circuit. So, it will take circuit with D flip-flops and covert each of them to scan flip-flops. Also add extra input and output pins if necessary. Given a set of ATPG generated test patterns, convert them in to a proper scan sequence. Deterministic Test Generation for Combinational Circuit: Implement a test pattern generation algorithm for combinational circuits similar to PODEM, which will take a circuit in ISCAS-85 format as input, and a given fault list, and will output the test vectors as output. Scan Chain Reordering to reduce Power: Consider the full scan versions of the ISCAS-89 benchmark circuits. Write a program to perform scan chain reordering on the benchmark circuits for given test sets, for reducing the test power. Use any suitable search technique for the reordering (e.g., genetic algorithm, simulated annealing, etc.)
3 14 S. Sharath Chandra Gujju Chanakya 15 Deepika Bajaj Sunandita Patra 16 Abhirup Rohan Irlapati Yoganshu Sahu 17 Akshay Kumar Singh Ananth Balashankar 18 J. Mohan Satheesh Dannuri 19 Ramneet Kaur Shreyasi Das 20 Dhawal Gadiya Deependra K. Satoiya 09CS CS CS CS CS CS CS CS CS60R27 12CS60R33 12CS60R02 12CS60R04 12CS60R05 12CS60R35 Parallel Pattern Multiple Stuck-at Fault Simulator for Combinationa Circuits: Design a parallel pattern multiple stuck-at fault simulator using any programming language. Your code should be able to run with large circuits (circuits with more than 10k gates). The simulator will take as input a combinational circuit in ISCAS-89 (scan) benchmark format, the fault list, and the test vectors, and will produce as output (i) a file containing the list of the faults and their corresponding detection patterns (do not perform fault dropping), and (ii) a file containing the output responses of the test patterns in presence of the faults. Fault Diagnosis: Create a fault simulator where a fault can be applied to the faulty circuit to find out the pass and failed test patterns. Use Effect-Cause based analysis to find the injected fault. Signature Analysis: Write a program that will take a combinational circuit in ISCAS-85 format, a specified pseudo-random pattern generator based on linear feedback shift register (LFSR), the number of patterns to be applied, a specified LFSR-based signature compressor, and a fault list. The program will measure the percentage of faults that can be detected, and report the simulation results in an output file. Implement any fault simulator of your choice. Concurrent Fault Simulator for Combinational Circuits: Design a concurrent fault simulator for combinational circuits, which can accept input circuit description in ISCAS-85 format. Generate the collapsed fault list using equivalence and dominance relations. The input pattern set have to be read from a file, and the simulation results also to be stored in a file. Scan Chain Reordering to reduce Power: Consider the full scan versions of the ISCAS-89 benchmark circuits. Write a program to perform scan chain reordering on the benchmark circuits for given test sets, for reducing the test power. Use any suitable search technique for the reordering (e.g., genetic algorithm, simulated annealing, etc.) DFT Insertion: Given a sequential circuit in ISCAS-89 format, write a program to insert DFT into the circuit. So, it will take circuit with D flip-flops and covert each of them to scan flip-flops. Also add extra input and output pins if necessary. Given a set of ATPG generated test patterns, convert them in to a proper scan sequence. Memory BIST Generation: Generate synthesizable verilog code of a BIST module for a given memory core. The inputs to the program will be: Size of the memory Type of the memory Signal timing details of the memory interface
4 21 Vivek Nautiyal Amit Kumar Pathak 22 G. Balaram Sajid M 23 Siba Prasad Laxmi Kant Tiwari 24 AnanthNath Talla Megha Garg 12CS60R10 12CS60R34 12AT60R04 12AT60R07 12AT60R01 12AT60R05 12CS60D01 12CS60R36 March algorithm, to be specified by the user in pseudo-code The program should be general enough to incorporate any memory test algorithm, existing or new. Dynamic Power Estimation for Combinational Circuit: Transition Fault Simulator: Implement a transition fault simulator using any programming language. Your simulator should be able to simulate both single and multiple faults. Your program should take as inputs a circuit in ISCAS89 (scan) benchmark format, a file containing the faults present in the circuit, a file containing test patterns, and a file containing the delays of standard gates (like: NAND, NOR, AND, OR, XOR, XNOR, NOT, and buffer). The outputs that will be generated are: a file containing the list of the faults and their corresponding detection patterns (do not perform fault dropping), and a file containing the output responses of the test patterns in presence of the faults. Hint: Transition fault simulation can be performed using stuck-at fault simulation. Pseudo-random Test Generation: Write a program which will read a circuit in ISCAS-85 format, and the specifications of a LFSR based pseudo-random pattern generator, and will produce an output data file showing the variation of percentage fault coverage with the number of patterns. Implement any fault simulator of your choice. Fault Diagnosis: Create a fault simulator where a fault can be applied to the faulty circuit to find out the pass and failed test patterns. Use Effect-Cause based analysis to find the injected fault. 25 Malay Pramanick 10CS10020 Pseudo-random Test Generation: Write a program which will read a circuit in ISCAS-85 format, and the specifications of a LFSR based pseudo-random pattern generator, and will produce an output data file showing the variation of percentage fault coverage with the number of patterns. Implement any fault simulator of your choice. 26 Arpita Dutta Rajit Karmakar 12EC71P02 Parallel Fault Simulator for Combinational Circuits: Design a parallel fault simulator for sequential circuits, which can accept input circuit descriptions in ISCAS-89 format. The simulator has to be implemented using the compiled-code method. The fault list, and input pattern set have to be read from files, and the simulation results also to be stored in a file.
5 27 Boga Shravan Sajjade Faisal Mustaq 28 Aayush Goel Chetan Kumar Meena 29 Bhuvnesh Agarwal Abhishek Choudhary 30 Anurag Khandelwal Ayush Patwari 31 Aditya Barelia Abhishek Chourasiya 32 Ritesh Kumar Sinha Manish Kaushal 33 Mahesh Kumar Paras Vishnoi 12CS60R30 12RE91S01 09CS CS CS CS CS CS CS CS CS CS AT60R03 12AT60R06 SCOAP Testability Measure and Fault Collapsing: Compute the combinational and sequential SCOAP testability measures for all the signal lines of a given sequential circuit. The program should accept input circuit description in ISCAS-89 format, and output the computed results in a file. The program should also output the collapsed fault list based on equivalence and dominance relations. Signature Analysis: Write a program that will take a combinational circuit in ISCAS-85 format, a specified pseudo-random pattern generator based on linear feedback shift register (LFSR), the number of patterns to be applied, a specified LFSR-based signature compressor, and a fault list. The program will measure the percentage of faults that can be detected, and report the simulation results in an output file. Implement any fault simulator of your choice. Combinational Circuit ATPG: Given a combinational circuit in ISCAS-85 format, use the Justify() and Propagate() functions to generate tests using 9-valued logic system. Memory BIST Generation: Generate synthesizable Verilog code of a BIST module for a given memory core. The inputs to the program will be: Size of the memory Type of the memory Signal timing details of the memory interface March algorithm, to be specified by the user in pseudo-code The program should be general enough to incorporate any memory test algorithm, existing or new. Programmable Test Pattern Generator for BIST: Design a LFSR based pattern generator for hard-to-detect-faults using deterministic test patterns. Initially generate random patterns for easy-to-detect faults in the circuit. Then modify the characteristic polynomial and/or reseeding technique to generate the obtained test patterns. Dynamic Power Estimation for Combinational Circuit: Concurrent Fault Simulator for Combinational Circuits: Design a concurrent fault simulator for combinational circuits, which can accept input circuit description in ISCAS-85 format. Generate the collapsed fault list using equivalence and dominance relations. The input pattern set have to be read from a file, and the simulation results also to be stored in a file.
6 34 T. Sidhartha Ankit Lohia 09CS CS3007 Fault Diagnosis: Create a fault simulator where a fault can be applied to the faulty circuit to find out the pass and failed test patterns. Use Effect-Cause based analysis to find the injected fault. 35 Badal Murmu 06CS3003 Dynamic Power Estimation for Combinational Circuit: 36 M. Rambabu Shashank Sharma 12AT60R02 12AT60R08 Deductive Fault Simulator for Combinational Circuits: Design a two-valued deductive fault simulator for combinational circuits, which can accept input circuit description in ISCAS-85 format. Generate the collapsed fault list using equivalence and dominance relations. The fault list, and input pattern set have to be read from files, and the simulation results also to be stored in a file.
Contents 1 Basic of Test and Role of HDLs 2 Verilog HDL for Design and Test
1 Basic of Test and Role of HDLs... 1.1 Design and Test... 1.1.1 RTL Design Process... 1.1.2 Postmanufacturing Test... 1.2 Test Concerns... 1.2.1 Test Methods... 1.2.2 Testability Methods... 1.2.3 Testing
More informationDigital VLSI Testing Prof. Santanu Chattopadhyay Department of Electronics and EC Engineering India Institute of Technology, Kharagpur.
Digital VLSI Testing Prof. Santanu Chattopadhyay Department of Electronics and EC Engineering India Institute of Technology, Kharagpur Lecture 05 DFT Next we will look into the topic design for testability,
More informationOverview ECE 753: FAULT-TOLERANT COMPUTING 1/23/2014. Recap. Introduction. Introduction (contd.) Introduction (contd.)
ECE 753: FAULT-TOLERANT COMPUTING Kewal K.Saluja Department of Electrical and Computer Engineering Test Generation and Fault Simulation Lectures Set 3 Overview Introduction Basics of testing Complexity
More informationVLSI System Testing. Fault Simulation
ECE 538 VLSI System Testing Krish Chakrabarty Fault Simulation ECE 538 Krish Chakrabarty Fault Simulation Problem and motivation Fault simulation algorithms Serial Parallel Deductive Concurrent Random
More informationDigital Systems Testing
Digital Systems Testing Verilog HDL for Design and Test Moslem Amiri, Václav Přenosil Embedded Systems Laboratory Faculty of Informatics, Masaryk University Brno, Czech Republic amiri@mail.muni.cz prenosil@fi.muni.cz
More informationPage 1. Outline. A Good Reference and a Caveat. Testing. ECE 254 / CPS 225 Fault Tolerant and Testable Computing Systems. Testing and Design for Test
Page Outline ECE 254 / CPS 225 Fault Tolerant and Testable Computing Systems Testing and Design for Test Copyright 24 Daniel J. Sorin Duke University Introduction and Terminology Test Generation for Single
More informationFault Tolerant Computing CS 530 Testing Sequential Circuits
CS 530 Testing Sequential Circuits Yashwant K. Malaiya Colorado State University 1 Why Testing Sequential Circuits is Hard To test a sequential circuit we need to Initialize it into a known state (reset
More informationDepartment of Electrical and Computer Engineering University of Wisconsin Madison. Fall Midterm Examination CLOSED BOOK
Department of Electrical and Computer Engineering University of Wisconsin Madison ECE 553: Testing and Testable Design of Digital Systems Fall 2013-2014 Midterm Examination CLOSED BOOK Kewal K. Saluja
More informationVLSI Testing. Virendra Singh. Bangalore E0 286: Test & Verification of SoC Design Lecture - 7. Jan 27,
VLSI Testing Fault Simulation Virendra Singh Indian Institute t of Science Bangalore virendra@computer.org E 286: Test & Verification of SoC Design Lecture - 7 Jan 27, 2 E-286@SERC Fault Simulation Jan
More informationAn Efficient Test Relaxation Technique for Synchronous Sequential Circuits
An Efficient Test Relaxation Technique for Synchronous Sequential Circuits Aiman El-Maleh and Khaled Al-Utaibi King Fahd University of Petroleum and Minerals Dhahran 326, Saudi Arabia emails:{aimane, alutaibi}@ccse.kfupm.edu.sa
More informationMentor Graphics Tools for DFT. DFTAdvisor, FastScan and FlexTest
Mentor Graphics Tools for DFT DFTAdvisor, FastScan and FlexTest 1 DFT Advisor Synthesis tool capable of doing DRC, Scan Insertion and Test point Synthesis Creates a do file and a test procedure file after
More informationDigital System Test and Testable Design
Digital System Test and Testable Design wwwwwwwwwwww Zainalabedin Navabi Digital System Test and Testable Design Using HDL Models and Architectures Zainalabedin Navabi Worcester Polytechnic Institute Department
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET4076) Lecture 4(part 2) Testability Measurements (Chapter 6) Said Hamdioui Computer Engineering Lab Delft University of Technology 2009-2010 1 Previous lecture What
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 10 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI 1 Content Manufacturing Defects Wafer defects Chip defects Board defects system defects
More informationDESIGN OF RANDOM NUMBER GENERATOR AND ITS DELAY AND POWER OPTIMIZATION A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF
DESIGN OF RANDOM NUMBER GENERATOR AND ITS DELAY AND POWER OPTIMIZATION A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF Bachelor of Technology in Electronics and Communication
More informationTesting Digital Systems I
Testing Digital Systems I Lecture 6: Fault Simulation Instructor: M. Tahoori Copyright 2, M. Tahoori TDS I: Lecture 6 Definition Fault Simulator A program that models a design with fault present Inputs:
More informationDiagnostic Test Vectors for Combinational and Sequential
Compaction of Pass/Fail-based Diagnostic Test Vectors for Combinational and Sequential Circuits Yoshinobu Higami, Hiroshi Takahashi, Shin-ya Kobayashi and Yuzo Takamatsu(Ehime University) Kewal K. Saluja
More informationOrigins of Stuck-Faults. Combinational Automatic Test-Pattern Generation (ATPG) Basics. Functional vs. Structural ATPG.
Combinational Automatic Test-Pattern Generation (ATPG) Basics Algorithms and representations Structural vs functional test efinitions Search spaces Completeness Algebras Types of Algorithms Origins of
More informationChapter 9. Design for Testability
Chapter 9 Design for Testability Testability CUT = Circuit Under Test A design property that allows: cost-effective development of tests to be applied to the CUT determining the status of the CUT (normal
More informationVLSI Testing. Fault Simulation. Virendra Singh. Indian Institute of Science Bangalore
VLSI Testing Fault Simulation Virendra Singh Indian Institute of Science Bangalore virendra@computer.org E0 286: Test & Verification of SoC Design Lecture - 4 Jan 25, 2008 E0-286@SERC 1 Fault Model - Summary
More informationPreizkušanje elektronskih vezij
Laboratorij za načrtovanje integriranih vezij Univerza v Ljubljani Fakulteta za elektrotehniko Preizkušanje elektronskih vezij Generacija testnih vzorcev Test pattern generation Overview Introduction Theoretical
More informationFault Simulation. Problem and Motivation
Fault Simulation Problem and Motivation Fault Simulation Problem: Given A circuit A sequence of test vectors A fault model Determine Fault coverage Fraction (or percentage) of modeled faults detected by
More informationCollapsing for Multiple Output Circuits. Diagnostic and Detection Fault. Raja K. K. R. Sandireddy. Dept. Of Electrical and Computer Engineering,
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy Dept. Of Electrical and Computer Engineering, Auburn University, Auburn AL-36849 USA Outline Introduction
More informationDigital VLSI Testing. Week 1 Assignment Solution
Digital VLSI Testing Week 1 Assignment Solution Q1. Primary objective of testing is to guarantee (A) Fault-free products (B) Detection of design error (C) Reduction of product cost (D) All of these Ans:
More informationScan-Based BIST Diagnosis Using an Embedded Processor
Scan-Based BIST Diagnosis Using an Embedded Processor Kedarnath J. Balakrishnan and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering University of Texas
More informationFault-Tolerant Computing
Fault-Tolerant Computing Dealing with Low-Level Impairments Slide 1 About This Presentation This presentation has been prepared for the graduate course ECE 257A (Fault-Tolerant Computing) by Behrooz Parhami,
More informationWITH integrated circuits, especially system-on-chip
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 11, NOVEMBER 2006 1227 Improving Linear Test Data Compression Kedarnath J. Balakrishnan, Member, IEEE, and Nur A. Touba, Senior
More informationDesign for Testability
Design for Testability Sungho Kang Yonsei University Outline Introduction Testability Measure Design for Testability Ad-Hoc Testable Design Conclusion 2 Merging Design and Test Design and Test become closer
More informationDelay and Optimization of Random Number Generator
International Journal of Scientific and Research Publications, Volume 2, Issue 3, March 2012 1 Delay and Optimization of Random Number Generator Atul Kumar Dewangan 1, Nibedita Chakraborty 2, Smriti Dewangan
More informationUNIT IV CMOS TESTING
UNIT IV CMOS TESTING 1. Mention the levels at which testing of a chip can be done? At the wafer level At the packaged-chip level At the board level At the system level In the field 2. What is meant by
More informationOn Using Machine Learning for Logic BIST
On Using Machine Learning for Logic BIST Christophe FAGOT Patrick GIRARD Christian LANDRAULT Laboratoire d Informatique de Robotique et de Microélectronique de Montpellier, UMR 5506 UNIVERSITE MONTPELLIER
More informationLecture 3 - Fault Simulation
Lecture 3 - Fault Simulation Fault simulation Algorithms Serial Parallel Deductive Random Fault Sampling Problem and Motivation Fault simulation Problem: Given A circuit A sequence of test vectors A fault
More informationCircuit Partitioning for Application-Dependent FPGA Testing
Circuit Partitioning for Application-Dependent FPGA Testing by Rui Zhen Feng B.Eng, Hefei University of Technology, 1996 A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree of
More informationCOEN-4730 Computer Architecture Lecture 12. Testing and Design for Testability (focus: processors)
1 COEN-4730 Computer Architecture Lecture 12 Testing and Design for Testability (focus: processors) Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University 1 Outline Testing
More informationA Study on the Testing of VLSI Systems Using Reduced Power Consumption Methods
International Journal of Scientific & Engineering Research, Volume 4, Issue 4, April-2013 664 A Study on the Testing of VLSI Systems Using Reduced Power Consumption Methods Debasmita Hazra Abstract- This
More informationDelhi Technological University (Formerly Delhi College of Engineering) Result Notification
1 YATIN KHURANA 2K18/MBA/01 B+ P B C B B+ B+ B+ 30 6.07 2 DIPANSHU YADAV 2K18/MBA/02 B+ C B+ P P B+ B+ B+ 30 5.93 3 NAVEEN SURI 2K18/MBA/03 A+ C O B+ C A+ A+ A 30 7.73 4 DEVKARAN SINGH 2K18/MBA/04 A+ O
More informationCompaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults
University of Iowa Iowa Research Online Theses and Dissertations Spring 2013 Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults Sharada Jha University
More informationDesign Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VIII Lecture-I Fault Simulation
Design Verification and Test of Digital VLSI Circuits NPTEL Video Course Module-VIII Lecture-I Fault Simulation Introduction to Test Pattern Generation The procedure to generate a test pattern for a given
More informationFaults, Testing & Test Generation
Faults, Testing & Test Generation Smith Text: Chapter 14.1,14.3, 14.4 Mentor Graphics/Tessent: Scan and ATPG Process Guide ATPG and Failure Diagnosis Tools Reference Manual (access via mgcdocs ) ASIC Design
More informationVLSI Testing. Lecture Fall 2003
VLSI Testing Lecture 25 8-322 Fall 23 Announcement Homework 9 is due next Thursday (/2) Exam II is on Tuesday (/8) in class Review Session: When: Next Monday (/7) afternoon, 4pm 6pm Where: B3, HH 2 Outline
More informationDESIGN-FOR-TESTABILITY AND DIAGNOSIS METHODS TO TARGET UNMODELED DEFECTS IN INTEGRATED CIRCUITS AND MULTI-CHIP BOARDS
DESIGN-FOR-TESTABILITY AND DIAGNOSIS METHODS TO TARGET UNMODELED DEFECTS IN INTEGRATED CIRCUITS AND MULTI-CHIP BOARDS by Hongxia Fang Department of Electrical and Computer Engineering Duke University Date:
More informationSequential Circuit Testing 3
Sequential Circuit Testing 3 Recap: Approaches State table analysis Machine identification (checking sequence) method Time-frame expansion Misc. Issues Controlling and observing internal states of a sequential
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Design/manufacture Process Chung EPC655 2 Design/manufacture Process Chung EPC655 3 Layout
More informationDesign for Test of Digital Systems TDDC33
Course Outline Design for Test of Digital Systems TDDC33 Erik Larsson Department of Computer Science Introduction; Manufacturing, Wafer sort, Final test, Board and System Test, Defects, and Faults Test
More informationLecture 7 Fault Simulation
Lecture 7 Fault Simulation Problem and motivation Fault simulation algorithms Serial Parallel Deductive Concurrent Random Fault Sampling Summary Copyright 2, Agrawal & Bushnell VLSI Test: Lecture 7 Problem
More informationDigital System Design with SystemVerilog
Digital System Design with SystemVerilog Mark Zwolinski AAddison-Wesley Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown Sydney Tokyo
More informationTechniques for Enhancing Test and Diagnosis of Digital Circuits
Techniques for Enhancing Test and Diagnosis of Digital Circuits Sarvesh Pradeep Prabhu Dissertation submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment
More informationMultiple Fault Models Using Concurrent Simulation 1
Multiple Fault Models Using Concurrent Simulation 1 Evan Weststrate and Karen Panetta Tufts University Department of Electrical Engineering and Computer Science 161 College Avenue Medford, MA 02155 Email:
More informationSpecial ATPG to Correlate Test Patterns for Low-Overhead Mixed-Mode BIST
Special ATPG to Correlate Test Patterns for Low-Overhead Mixed-Mode BIST Madhavi Karkala Nur A. Touba Hans-Joachim Wunderlich Computer Engineering Research Center Computer Architecture Lab Dept. of Electrical
More informationALTERING A PSEUDO-RANDOM BIT SEQUENCE FOR SCAN-BASED BIST
ALTERING A PSEUDO-RANDOM BIT SEQUENCE FOR SCAN-BASED BIST Nur A. Touba* and Edward J. McCluskey Center for Reliable Computing Departments of Electrical Engineering and Computer Science Stanford University
More informationModeling Synchronous Logic Circuits. Debdeep Mukhopadhyay IIT Madras
Modeling Synchronous Logic Circuits Debdeep Mukhopadhyay IIT Madras Basic Sequential Circuits A combinational circuit produces output solely depending on the current input. But a sequential circuit remembers
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET4076) Lecture 8 (1) Delay Test (Chapter 12) Said Hamdioui Computer Engineering Lab Delft University of Technology 2009-2010 1 Learning aims Define a path delay fault
More informationHigh Quality, Low Cost Test
Datasheet High Quality, Low Cost Test Overview is a comprehensive synthesis-based test solution for compression and advanced design-for-test that addresses the cost challenges of testing complex designs.
More informationIMPLEMENTATION OF AN ATPG USING PODEM ALGORITHM
IMPLEMENTATION OF AN ATPG USING PODEM ALGORITHM SACHIN DHINGRA ELEC 7250: VLSI testing OBJECTIVE: Write a test pattern generation program using the PODEM algorithm. ABSTRACT: PODEM (Path-Oriented Decision
More informationDeterministic BIST ABSTRACT. II. DBIST Schemes Based On Reseeding of PRPG (LFSR) I. INTRODUCTION
Deterministic BIST Amiri Amir Mohammad Ecole Polytechnique, Montreal, December 2004 ABSTRACT This paper studies some of the various techniques of DBIST. Normal BIST structures use a PRPG (LFSR) to randomly
More information6 DESIGN FOR TESTABILITY I: FROM FULL SCAN TO PARTIAL SCAN
94 Advances in Microelectronics 6 DESIGN FOR TESTABILITY I: FROM FULL SCAN TO PARTIAL SCAN Chia Yee Ooi 6.1 CONTEXT It is important to check whether the manufactured circuit has physical defects or not.
More informationDesign and Synthesis for Test
TDTS 80 Lecture 6 Design and Synthesis for Test Zebo Peng Embedded Systems Laboratory IDA, Linköping University Testing and its Current Practice To meet user s quality requirements. Testing aims at the
More informationBit-Fixing in Pseudorandom Sequences for Scan BIST
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 4, APRIL 2001 545 Bit-Fixing in Pseudorandom Sequences for Scan BIST Nur A. Touba, Member, IEEE, and Edward J.
More informationDeterministic Test for the Reproduction and Detection of Board-Level Functional Failures
Deterministic Test for the Reproduction and Detection of Board-Level Functional Failures Hongxia Fang 1, Zhiyuan Wang 2, Xinli Gu 2 and Krishnendu Chakrabarty 1 1 ECE Dept., Duke University, Durham, NC,
More informationSoftware-Based Self-Testing Methodology for Processor Cores
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 3, MARCH 2001 369 Software-Based Self-Testing Methodology for Processor Cores Li Chen, Student Member, IEEE,
More informationl Some materials from various sources! n Current course textbook! Soma 1! Soma 3!
Ackwledgements! Test generation algorithms! Mani Soma! l Some materials from various sources! n r. Phil Nigh, IBM! n Principles of Testing Electronic Systems by S. Mourad & Y. Zorian! n Essentials of Electronic
More informationMetodologie di progetto HW Il test di circuiti digitali
Metodologie di progetto HW Il test di circuiti digitali Introduzione Versione del 9/4/8 Metodologie di progetto HW Il test di circuiti digitali Introduction VLSI Realization Process Customer s need Determine
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits
More informationDelay Test with Embedded Test Pattern Generator *
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 29, 545-556 (2013) Delay Test with Embedded Test Pattern Generator * Department of Computer Science National Chung Hsing University Taichung, 402 Taiwan A
More informationAS FEATURE sizes shrink and designs become more complex,
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 10, OCTOBER 2004 1447 Identification of Error-Capturing Scan Cells in Scan-BIST With Applications to System-on-Chip
More information1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]
HW 3 Answer Key 1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4] You can build a NAND gate from tri-state buffers and inverters and thus you
More informationMetodologie di progetto HW Il test di circuiti digitali
Metodologie di progetto HW Il test di circuiti digitali Introduzione Versione del 9/4/8 Metodologie di progetto HW Il test di circuiti digitali Introduction Pag. 2 VLSI Realization Process Customer s need
More information12. Use of Test Generation Algorithms and Emulation
12. Use of Test Generation Algorithms and Emulation 1 12. Use of Test Generation Algorithms and Emulation Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin
More informationPROOFS Fault Simulation Algorithm
PROOFS Fault Simulation Algorithm Pratap S.Prasad Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL prasaps@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract This paper
More informationChapter 7. Logic Diagnosis. VLSI EE141 Test Principles and Architectures Ch. 7 - Logic Diagnosis - P. 1
Chapter 7 Logic Diagnosis VLSI EE4 Test Principles and Architectures Ch. 7 - Logic Diagnosis - P. Outline Introduction Combinational Logic Diagnosis Scan Chain Diagnosis Logic BIST Diagnosis Conclusion
More informationVerilog. What is Verilog? VHDL vs. Verilog. Hardware description language: Two major languages. Many EDA tools support HDL-based design
Verilog What is Verilog? Hardware description language: Are used to describe digital system in text form Used for modeling, simulation, design Two major languages Verilog (IEEE 1364), latest version is
More informationNet Diagnosis Using Stuck-at and Transition Fault Models. Lixing Zhao
Net Diagnosis Using Stuck-at and Transition Fault Models by Lixing Zhao A thesis submitted to the Graduate Faculty of Auburn University in partial fulfillment of the requirements for the Degree of Master
More informationA Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis
A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis Chunsheng Liu and Krishnendu Chakrabarty Department of Electrical & Computer
More informationSIDDHARTH INSTITUTE OF ENGINEERING AND TECHNOLOGY :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road QUESTION BANK
SIDDHARTH INSTITUTE OF ENGINEERING AND TECHNOLOGY :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK Subject with Code : Digital system design(16ec3801) Course & Branch: M.Tech
More informationAutomated TestVector Generation. Issues in Test Vector Generation. BIST Approach. Built-In Self Test (BIST) LFSR (cont)
The oncept of a Fault Testing centers around detection of faults in a circuit. The digital world is made up of interconnected gates Thus, only two things can fail - gates and their interconnections faulty
More informationSSoCC'01 4/3/01. Specific BIST Architectures. Gert Jervan Embedded Systems Laboratory (ESLAB) Linköping University
Specific BIST Architectures Gert Jervan Embedded Systems Laboratory (ESLAB) Linköping University General Concepts Test-per-scan architectures Multiple scan chains Test-per-clock architectures BIST conclusions
More informationAt-Speed Scan Test with Low Switching Activity
21 28th IEEE VLSI Test Symposium At-Speed Scan Test with Low Switching Activity Elham K. Moghaddam Department of ECE, University of Iowa, Iowa City, IA 52242 ekhayatm@engineering.uiowa.edu Janusz Rajski
More informationGate Level Fault Diagnosis in Scan-Based BIST
Gate Level Fault Diagnosis in Scan-Based BIST Ismet Bayraktaroglu Computer Science & Engineering Department University of California, San Diego La Jolla, CA 92093 ibayrakt@csucsdedu Alex Orailoglu Computer
More informationECE 156B Fault Model and Fault Simulation
ECE 156B Fault Model and Fault Simulation Lecture 6 ECE 156B 1 What is a fault A fault is a hypothesis of what may go wrong in the manufacturing process In fact, a fault model is not trying to model the
More informationAt-Speed On-Chip Diagnosis of Board-Level Interconnect Faults
At-Speed On-Chip Diagnosis of Board-Level Interconnect Faults Artur Jutman Tallinn University of Technology artur@pld.ttu.ee Abstract This article describes a novel approach to fault diagnosis suitable
More informationFunctional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG
Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG Andreas Veneris, Robert Chang Magdy. Abadir ep eyedi Abstract Fault equivalence is an
More informationTESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS
TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS Navaneetha Velammal M. 1, Nirmal Kumar P. 2 and Getzie Prija A. 1 1 Department of Electronics and Communications
More informationAdvanced Digital Logic Design EECS 303
Advanced igital Logic esign EECS 33 http://ziyang.eecs.northwestern.edu/eecs33/ Teacher: Robert ick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 Outline. 2. 2 Robert ick Advanced
More informationCMOS Testing: Part 1. Outline
CMOS Testing: Part 1 Introduction Fault models Stuck-line (single and multiple) Bridging Stuck-open Test pattern generation Combinational circuit test generation Sequential circuit test generation ECE
More informationStatic Compaction Techniques to Control Scan Vector Power Dissipation
Static Compaction Techniques to Control Scan Vector Power Dissipation Ranganathan Sankaralingam, Rama Rao Oruganti, and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer
More informationTEST cost in the integrated circuit (IC) industry has
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 33, NO. 8, AUGUST 2014 1219 Utilizing ATE Vector Repeat with Linear Decompressor for Test Vector Compression Joon-Sung
More informationFaults. Abstract. 1. Introduction. * Nur A. Touba is now with the Department of Electrical and Computer Engineering, University of Texas, Austin, TX
s Abstract While previous research has focused on deterministic testing of bridging faults, this paper studies pseudo-random testing of bridging faults and describes a means for achieving high fault coverage
More informationCMA BHAWAN, 12, SUDDER STREET KOLKATA
00773/07 03132012120 KALI PRASAN BEHERA BE/BTECH ONLINE GRANTED 01067/09 03141001255 KOMAL MANI SHUKLA CS COMPUTER TRAINING ONLINE GRANTED 01136/10 02141010213 VIVEKANAND S BE/BTECH OFFLINE GRANTED 01137/10
More informationMAGADH UNIVERSITY, BODH GAYA A. N. COLLEGE, PATNA DEPARTMENT OF BUSINESS ADMINISTRATION (mba) Electoral Roll for election of Students' Union- 2018
1 Name : Manish Pathak Krishn Chandra Path Roll : 01 21/06/1996 2 Name : Roll : Shruti Shreya Yugal Kishore Pd Sinha 02-06-1995 7 Name : Deepak Kumar. Manoj Kumar Roll : 07 17/07/1994 8 Name : Roll : Sneha
More informationAn Integrated System-Level Design for Testability Methodology
Linköping Studies in Science and Technology Dissertation No. 660 An Integrated System-Level Design for Testability Methodology by Erik Larsson Department of Computer and Information Science Linköpings
More informationPart II: Laboratory Exercise
SYDIC-Training Course on Digital Systems Testing and Design for Testability Part II: Laboratory Exercise Gert Jervan (gerje@ida.liu.se) Embedded Systems Laboratory (ESLAB) Linköping University March, 2003
More informationAtmel AT94K FPSLIC Architecture Field Programmable Gate Array
Embedded Processor Based Built-In Self-Test and Diagnosis of FPGA Core in FPSLIC John Sunwoo (Logic BIST) Srinivas Garimella (RAM BIST) Sudheer Vemula (I/O Cell BIST) Chuck Stroud (Routing BIST) Jonathan
More informationAn Efficient Method for Multiple Fault Diagnosis
An Efficient Method for Multiple Fault Diagnosis Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL Abstract: In this paper, failing circuits are analyzed and
More informationEMBEDDED DETERMINISTIC TEST FOR LOW COST MANUFACTURING TEST
EMBEDDED DETERMINISTIC TEST FOR LOW COST MANUFACTURING TEST Janusz Rajski, Jerzy Tyszer *, Mark Kassab, Nilanjan Mukherjee, Rob Thompson, Kun-Han Tsai, Andre Hertwig, Nagesh Tamarapalli, Grzegorz Mrugalski
More informationA Diagnostic Test Generation System
A Diagnostic Test Generation System Yu Zhang and Vishwani D. Agrawal Auburn University, Department of Electrical and Computer Engineering, Auburn, AL 36849, USA yzz0009@auburn.edu, vagrawal@eng.auburn.edu
More information[ Circuit Under Test 1
Applying Two-Pattern Tests Using Scan-Mapping Nur A. Touba and Edward J. McCluskey Center for Reliable Computing Stanford University, Stanford, CA. 94305 Abstract This paper proposes a new technique, called
More informationTransition Faults and Transition Path Delay Faults: Test Generation, Path Selection, and Built-In Generation of Functional Broadside Tests
Purdue University Purdue e-pubs Open Access Dissertations Theses and Dissertations Fall 2013 Transition Faults and Transition Path Delay Faults: Test Generation, Path Selection, and Built-In Generation
More informationDigital Design with FPGAs. By Neeraj Kulkarni
Digital Design with FPGAs By Neeraj Kulkarni Some Basic Electronics Basic Elements: Gates: And, Or, Nor, Nand, Xor.. Memory elements: Flip Flops, Registers.. Techniques to design a circuit using basic
More informationFigure 1.1. ROAR architecture. Memory. Reconfigurable Coprocessor. Multithreaded Processor. Interface Bus. I/O system
NON-SELF-TESTABLE FAULTS IN DUPLEX SYSTEMS Subhasish Mitra, Nirmal R. Saxena and Edward J. McCluskey Center for Reliable Computing (http://crc.stanford.edu) Departments of Electrical Engineering and Computer
More informationTestability Analysis and Improvement from VHDL Behavioral Specifications
Testability Analysis and Improvement from VHDL Behavioral Specifications Xinli Gu, Krzysztof Kuchcinski, Zebo Peng Dept. of Computer and Information Science Linköping University S-581 83 Linköping, Sweden
More information