A Diversity Model for Multi-Version Safety-Critical I&C Systems

Size: px
Start display at page:

Download "A Diversity Model for Multi-Version Safety-Critical I&C Systems"

Transcription

1 A Diversity Model for Multi-Version Safety-Critical I&C Systems Sergiy Vilkomir a, Vyacheslav Kharchenko b a East Carolina University, Greenville, NC, USA b National Aerospace University, Kharkiv, Ukraine Abstract: An important task in the development of safety-critical computer systems is achieving a high level of reliability and safety. To protect safety-critical systems from common-cause failures that can lead to potentially dangerous outcomes, special methods are applied, including multi-version technologies operating at different levels of diversity. In this paper, a new graphical model representing different variants of diversity during the development of safety-critical systems is suggested. The model addresses diversity types that are the most expedient in providing required reliability. The diversity of complex electronic components (FPGA, etc.), printed circuit boards, manufacturers, specification languages, design, and program languages, etc. is considered. The challenges addressed are related to factors of scale and dependencies among diversity types, since not all combinations of used diversity are feasible. Taking these dependencies into consideration, the model simplifies the choice of diversity options. A graph of the final model can be used for selecting optimal design decisions during system development. Practical recommendations for applying the suggested approach are also provided. Keywords: Safety-critical Systems, Diversity, Multi-version Technologies, Dependencies. 1. INTRODUCTION The diversity approach is used to ensure dependability and safety of computer-based instrumentation and control (I&C) systems for nuclear power plants (NPPs), aerospace on-board control systems, railway interlocking and block signal systems, business-critical applications, etc. [1-3] Different software- and hardware-based design techniques allow decreasing the probability of common cause failures (CCFs). The IEC 60880:2006 standard defines the use of diversity as a means of enhancing the reliability of some systems and reducing the potential for certain CCF. [4] The sources of CCFs are design faults and multiple physical faults of diverse channels. The probability of CCFs of safety-critical systems may be decreased by applying different versions of redundancy types and by identifying factors that ensure a maximum independence of redundant channels (versions) with a minimum dependence of their failures. The main issues surrounding the development of primary and diverse channels are generation, assessment, and selecting types of required redundancies. This is a complex and challenging task due to the large number of available variants that need to be taken into consideration, along with the wide choices in modern technologies. One contemporary trend is the growing application of complex electronic components, particularly, Field Programmable Gates Arrays (FPGAs) in I&Cs used in NPPs, aerospace systems, and other critical areas [5]. FPGA is a convenient technology not only for implementation of auxiliary functions (transformation and preliminary processing of data, diagnostics, etc.), but it also serves as an effective means to realize safetyimportant NPP I&C control functions. Furthermore, research shows that FPGA technology application is more reasonable than the application of software-based technology (microprocessors) in many instances [6]. The problems of software (microprocessor) and FPGA-based multi-version systems development are described and analyzed in several publications [7-10]. In this paper, we propose a systematic approach to the formation of diversity-oriented decisions. A new graphical model for representation of different variants of diversity during development of safety-critical systems is presented. The model addresses diversity types that are the most expedient in providing required reliability. The diversity of complex electronic components (FPGA, etc.), printed circuit boards, manufacturers, specification languages, design and program languages, etc. is considered. Some challenges are addressed relating to factors of scale and dependencies among diversity types, since not all combinations of used diversity are feasible. Our model takes these dependencies

2 into consideration and simplifies the choice of diversity options. The model can be used for selecting an optimal design decision during system development. 2. DIFFERENT TYPES OF DIVERSITY A set of concepts concerning diversity may be united under the term multi-version computing [8]. This is a part of dependable computing based on the use of a diversity approach. The taxonomy scheme of multiversion computing is shown in Figure 1. Figure 1. Taxonomy of multi-version computing The concept of version means having the option of different realizations of identical tasks (product or process); examples of versions are software, hardware, and FPGA-based components performing I&C functions. Version redundancy (VR) is when different versions are used; there are many VR types and a few VR classification schemes, described in [1-3, 5, 7]. The most common diversity type classifications include: human life or cycle diversity (design companies, management teams, designers, testers, etc.); design diversity (technologies, architectures, etc.); software diversity (algorithms, operating systems, computer languages, etc.); functional diversity (underlying mechanisms, logic, actuation means, response time scale, etc.); signal diversity (reactor or process parameters, physical effects, sensors, etc.); and equipment diversity (design, manufacturers, CPU and bus architectures, printed circuit board designs, etc.). FPGA-based I&C diversity classifications include the following VR types: diversity of electronic elements (electronic elements manufacturers, electronic elements production technologies, electronic elements families, electronic elements from the same family); diversity of CASE-tools (developers, types and configurations of CASE-tools); diversity of project development languages (graphical scheme languages, hardware description languages, etc.); diversity of specifications (specification languages). A summary of the aforementioned classifications leads to the following diversity types that may be selected for practical cases across different values within each type: technologies of chips (TC) (e.g., SRAM, Flash and Antifuse for FPGAs; program logic controller-, microprocessor- and microcontroller-based technologies) manufacturers of chips (MC) (e.g., companies Altera, Xilinx, Actel, Intel, Motorola, etc) families of chips () (e.g., Cyclone, Aria, Stratix, Virtex, etc) technologies of printed circuit board production () based on different materials, dielectrics, technological processes, etc. manufacturers of printed circuit boards (MP) (companies in different countries)

3 languages () (VHD, JHDl, C, C++, etc.) technologies of development and verification (TO) 3. DIVERSITY WITH DEPENDENCIES Complexity of diversity type choice is caused by two reasons. First, the number of diverse version pairs is very large. It may be determined as a multiplication of cardinalities of sets for every attribute. Second, dependencies exist between different types of diversity (e.g., between different manufacturers of chips and technologies of chips, between technologies and families of chips, etc.) For example, application of Altera chips stipulates use of SRAM-FPGA technology-producing languages, VHD, JHD, Case-tool Quartus II, and their corresponding development and verification technologies. Application of Actel chips stipulates use of Flash-FPGA technology and Case-tool ibero. Conversely, VHD and JHD are also used in application of Actel chips and ibero tool. There are other dependencies between corresponding elements of FPGA- and microcontroller-based technologies in printed circuits board development technologies and manufacturers. These dependencies, therefore, essentially complicate the task of diversity type selection, and leads to the necessity of developing a model that allows for systematization of generation and choice of diversity type pairs. 4. DIVERSITY MODE AND AGORITHM We propose a new graphical model for representing different variants of diversity during system development. The model takes dependencies among diversity types into consideration and simplifies the choice of diversity options. A direct acyclic graph is used to represent the proposed model. Each node of this graph corresponds to some diversity type. Typically, several nodes are used for one diversity type to reflect dependencies. The edges are annotated (labeled) with sets of possible design decisions (values of diversity types). The order of nodes can be arbitrary. A path through the graph represents a set of feasible diversity decisions, which are independent within a given set. For each set, the possible diversity values are restricted according to labels of ongoing edges of the path through the graph, but these values have no dependencies inside the set and can be used in any combinations. Based on diversity types presented in section 2 of this paper, an example of the diversity model is developed using abstract sets of diversity values. This makes the example more general and applicable for various types of computer systems. We consider seven diversity types (Table 1) and seven dependencies among the values of these types (Table 2), which are typical for many safety-critical systems. Each dependency in Table 2 shows feasible combinations of diversity values. For example, dependency 1 means that if one of the values TC1, TC2, or TC3 is chosen for diversity type TC, then only the values MC1, MC2, or MC3 can be chosen for diversity type MC. Conversely, if diversity values TC4, TC5, or TC6 are being used, then only MC4 or MC5 can be used for MC. Table 1. Diversity Types Diversity type Diversity values TC TC1, TC2, TC3, TC4, TC5, TC6 MC MC1, MC2, MC3, MC4, MC5 1, 2, 3, 4, 5, 6 1, 2, 3, 4, 5 MP MP1, MP2, MP3, MP4 1, 2, 3, 4, 5 TO TO1, TO2, TO3

4 Dependencies 1 TC <----> MC 2 MC <----> 3 <----> 4 <----> MP 5 TC <----> 6 <----> TO 7 TC <----> TO Table 2. Dependencies among Diversity Values TC1, TC2, TC3 <----> MC1, MC2, MC3 TC4, TC5, TC6 <----> MC4, MC5 MC1, MC2 <----> 1, 2 MC3, MC4, MC5 <----> 3, 4, 5, 6 1, 2, 4 <----> 1, 2 3, 5, 6 <----> 3, 4, 5 1, 3, 5 <----> MP1, MP2 2, 4 <----> MP3, MP4 TC1, TC3 <----> 1, 2, 3 TC2, TC4, TC5, TC6 <----> 4, 5 1 <----> TO1 2, 3, 5 <----> TO2 4 <----> TO3 TC1, TC3, TC5, TC6 <----> TO1, TO2 TC2, TC4 <----> TO3 For developing a diversity model, a subgraph splitting algorithm is used, which one of the authors of this paper has previously developed for software test generation [11-13]. In this paper, the algorithm is adapted for a new task of diversity model creation, and the meanings of nodes and edges are completely different when compared with what was used for software test generation models. However, the algorithm used for model development here remains unchanged from earlier research. The algorithm starts from a linear direct graph, which describes possible diversity values, but does not reflect any dependencies between these values. The graph is then modified by applying the algorithm in a cycle for each dependency. Each cycle includes four steps: splitting a subgraph, labeling ingoing and outgoing edges of split subgraphs, eliminating dead nodes and edges, and merging nodes [13]. Developing a diversity model for diversity values from Table 1 with dependencies from Table 2 is considered below. 4. DEVEOPING A DIVERSITY MODE Fig. 2 represents different types of diversity (nodes) and sets of their possible values (ingoing edges). To design one subsystem (version) of a multi-version system, it is necessary to choose a specific value from each set. If there are no dependencies among diversity types, any combination of values is possible. {TC1..TC6} {MC1..MC5} {1..6} {1..5} {MP1..MP4} {1..5} {TO1..TO3} Enter MP Figure 2. Model without dependencies Because of dependencies, some combinations of diversity values are infeasible. To reflect dependency 1 between TC and MC (Table 2), node TC is split and new labels for input and output edges are created (Fig.3), allowing only feasible combinations of TC and MC values. The formal rules for edge labeling can be found in [12]. {TC1..TC3} {MC1..MC3} {1..6} {1..5} {MP1..MP4} {1..5} {TO1..TO3} Enter MP {TC4..TC6} TC Figure 3. Model of dependency 1

5 To reflect dependency 2 from Table 2, node MC must be split. The result with new edge labels is shown in Fig. 4. Note that that there is no connection between lower TC and upper MC nodes. The reason is that this edge was labeled with the empty set at step 2 of the algorithm application. This means that a corresponding combination of diversity values is impossible. Such edges are considered as "dead" and are eliminated at step 3 of the algorithm application. {TC1..TC3} {MC,1 MC2} {1, 2} {1..5} {MP1..MP4} {1..5} {TO1..TO3} Enter MP {TC4..TC6} {3..6} Figure 4. Model of dependencies 1-2 Fig. 5 models dependency 3 between and nodes. Similar to the diagram in Fig. 4, there is no connection between upper MC and lower nodes because this edge is dead. Dependency 4 between and MP diversity types is reflected in Fig. 6. Similar to all previous diagrams, the split subgraph contains only one node, in this case,. {TC1..TC3} {MC,1 MC2} {1, 2} {1, 2} {MP1..MP4} {1..5} {TO1..TO3} Enter MP {TC4..TC6} {4} {3, 5, 6} {3, 4, 5} Figure 5. Model of dependencies 1-3 {TC1..TC3} {MC,1 MC2} {1, 2} {1} {MP1, MP2} {1..5} {TO1..TO3} Enter MP {TC4..TC6} {4} {3, 5, 6} {3, 5} {2} {4} Figure 6. Model of dependencies 1-4 To model dependency 5 according to the subgraph splitting algorithm, we need to split (duplicate) the subgraph, which contains all nodes between TC and (9 nodes, including TC, but excluding ). Two edges and one node (marked with crosses in Fig. 7) are dead and should be eliminated. The final diagram, which reflects dependency 5, is shown in Fig. 8. For dependency 6, between MP and diversity types, node should be split. This time, three instances of (one old and two new) are used because three different "if - then" situations are involved in this dependency. Two dead edges are eliminated during the algorithm application. The model for this dependency is shown in Fig. 9.

6 {TC1, TC3} {MC,1 MC2} {1, 2} {1} {MP1, MP2} {1, 2, 3} {TO1..TO3} Enter MP {3, 5} {2} {4} {3, 5, {4} 6} {4, 5} {TC4, TC5, TC6} {MC,1 MC2} {1, 2} {1} {MP1, MP2} MP {4} {3, 5, 6} {3, 5} {2} {4} Figure 7. Eliminating dead nodes and edges for dependency 5 {TC1, TC3} {MC,1 MC2} {1, 2} {1} {MP1, MP2} {1, 2, 3} {TO1..TO3} Enter MP {4} MC {3, 5, 6} {3, 5} {2} {4} {4, 5} {TC4, TC5, TC6} {MC,1 MC2} {1, 2} {1} {MP1, MP2} MP {4} {3, 5, 6} {3, 5} {2} {4} Figure 8. Model of dependencies 1-5 {TC1, TC3} {MC,1 MC2} {1, 2} {1} {MP1, MP2} {1} {TO1} Enter MP {TC4, TC5, TC6} {4} MC {3, 5, 6} {3, 5} {4} {2} {MC,1 MC2} {1, 2} {1} {MP1, MP2} MP {2, 3} {5} {TO2} {TO3} {4} {3, 5, 6} {3, 5} {2} {4} {4} Figure 9. Model of dependencies 1-6 To model dependency 7, the subgraph with nodes between TC and TO is split. The process of dead nodes and edges elimination has now several cycles. The significant part of nodes and edges are eliminated as shown in Fig. 10 (marked with black crosses for ingoing subgraph edges and red crosses for outgoing subgraph edges). The final model of the complete example is presented in Fig. 11.

7 {TC1, TC3} {MC,1 MC2} {1, 2} {1} {MP1, MP2} {1} {TO1} Enter MP {TC5, TC6} {TC4} {4} MC {3, 5, 6} {4} {3, 5, 6} {3, 5} {4} {1} {3, 5} {4} {2} {MP1, MP2} MP {2} MC {MC,1 MC2} {1, 2} {1} {MP1, MP2} MP TC MC {4} {3, 5, 6} {3, 5} {4} {2} {2, 3} {5} MP {4} {TO2} {TO3} Figure 10. Eliminating dead nodes and edges for dependency 7 {TC1, TC3} {MC,1 MC2} {1, 2} {1} {MP1, MP2} {1} {TO1} Enter MP {TC5, TC6} {4} MC {3, 5, 6} {3, 5} {4} {1} {2} {MP1, MP2} MP {2, 3} {5} {TO2} {TC4} TC MC {4} {3, 5, 6} {3, 5} {4} {2} {MC,1 MC2} {1, 2} {1} {MP1, MP2} MP {TO3} {4} {3, 5, 6} {3, 5} {2} {4} {4} Figure 11. Model of dependencies 1-7 The example provided here contains seven diversity types and each type has from three to six possible values (Table 1). The total number of diversity type combinations, without consideration dependencies among them is 54,000. However, a significant part of these combinations is infeasible. Our model represents all and only feasible combinations of various diversity types. Each path through the graph represents a set of independent

8 diversity combinations. There are no dependencies among diversity values inside each set. The model contains 26 different paths with 374 feasible diversity combinations, as shown in Table 3. Table 3. Feasible Combinations of Diversity Types Path MP TO Number of feasible combinations 1 TC1, TC3 MC1, MC3 1, 3 1 MP1, MP2 1 TO TC1, TC3 MC1, MC3 1, 3 1 MP1, MP2 2, 3 TO TC1, TC3 MC1, MC3 1, 3 2 MP1, MP2 1 TO TC1, TC3 MC1, MC3 1, 3 2 MP3, MP4 2, 3 TO TC1, TC3 MC3 4 1 MP1, MP2 1 TO1 4 6 TC1, TC3 MC3 4 1 MP1, MP2 2, 3 TO2 8 7 TC1, TC3 MC3 4 2 MP1, MP2 1 TO1 4 8 TC1, TC3 MC3 4 2 MP3, MP4 2, 3 TO2 8 9 TC1, TC3 MC3 3, 5, 6 3, 5 MP1, MP2 1 TO TC1, TC3 MC3 3, 5, 6 3, 5 MP1, MP2 2, 3 TO TC1, TC3 MC3 3, 5, 6 4 MP3, MP4 1 TO TC1, TC3 MC3 3, 5, 6 4 MP3, MP4 2, 3 TO TC5, TC6 MC4, MC5 4 1 MP1, MP2 5 TO TC5, TC6 MC4, MC5 4 2 MP3, MP4 5 TO TC5, TC6 MC4, MC5 3, 5, 6 3, 5 MP1, MP2 5 TO TC5, TC6 MC4, MC5 3, 5, 6 4 MP3, MP4 5 TO TC2 MC1, MC2 1, 2 1 MP1, MP2 4 TO TC2 MC1, MC2 1, 2 2 MP3, MP4 4 TO TC2 MC3 4 1 MP1, MP2 4 TO TC2 MC3 4 2 MP3, MP4 4 TO TC2 MC3 3, 5, 6 3, 5 MP1, MP2 4 TO TC2 MC3 3, 5, 6 4 MP3, MP4 4 TO TC4 MC4, MC5 4 1 MP1, MP2 4 TO TC4 MC4, MC5 4 2 MP3, MP4 4 TO TC4 MC4, MC5 3, 5, 6 3, 5 MP1, MP2 4 TO TC4 MC4, MC5 3, 5, 6 4 MP3, MP4 4 TO3 12 Total 374 The model allows choice of optimal design decisions with various types of diversity. The specific way of using the model depends on selected criteria. For example, if we would like to minimize cost of the design decision, the model allows easy cost calculation of each feasible diversity combination based on the costs connected with each diversity value. Another approach is to provide a maximum level of diversity. To achieve this, we need to choose two feasible combinations from Table 2 having the maximum number of different diversity values. It is possible to use other criteria or to combine several such criteria to obtain the best diversity structure of the system. 5. CONCUSION Application of the diversity allows a decrease in the probability of common cause failure. This approach stipulates the necessity for the development of a regular procedure for generation and choice of diversity types and values. A new graphical model is presented in this paper for different variants of diversity and can be used during the development of safety-critical systems and selection of optimal algorithms for diversity types based on a criterion of safety-reliability-cost. The model addresses diversity types at different levels: complex electronic components (FPGA, etc.), printed circuit boards, manufacturers, specification languages, design and program languages, etc. It takes into consideration the dependencies among diversity types. The graphical model is developed using the subgraph splitting algorithm, which has been previously used for software test generation. A path through the graph represents a set of feasible diversity decisions, which are

9 independent within a given set. All paths describe all and only feasible combinations of diversity. Based on this representation, an optimal design decision during system development can be selected. References [1] NUREG/CR-6303, Method for Performing Diversity and Defense-in-Depth Analysis of Reactor Protection Systems, N, ivermore, USA, [2] Pullum,., Software Fault Tolerance Techniques and Implementation, Artech House Computing ibrary, [1] NUREG/CR-6303, Method for Performing Diversity and Defense-in-Depth Analysis of Reactor Protection Systems, N, ivermore, USA, [3] Volkoviy A., ysenko I., Kharchenko V., Shurygin O., Multi-Version Systems and Technologies for Critical Applications, National Aerospace University KhAI, Kharkiv, Ukraine, pp , [4] Standard IEC Ed. 2.0 b:2006, Nuclear power plants - Instrumentation and control systems important to safety - Software aspects for computer-based systems performing category A functions. [5] Kharchenko, V., Sklyar, V. (editors), FPGA-based NPP Instrumentation and Control Systems: Development and Safety Assessment. RPC Radiy, National Aerospace University KhAI, State STC on Nuclear and Radiation Safety, Kharkiv- Kirovograd, Ukraine, [6] NUREG/CR-7006, Review Guidelines for FPGAs in Nuclear Power Plants Safety Systems, ON, Oak Ridge, USA, [7] NUREG/CR-7007, Diversity Strategies for Nuclear Power Plant Instrumentation and Control Systems, ON, Oak Ridge, USA, [8] Kharchenko, V., Siora, A., Bakhmach, E., Diversity-scalable decisions for FPGA-based safety-critical I&Cs: from Theory to Implementation, Proceedings of the 6th American Nuclear Society International Topical Meeting on Nuclear Plant Instrumentation, Controls, and Human Machine Interface Technology (ICHMI 2009), Knoxville, TN, USA, April 5-9, [9] ittlewood B., Popov P., Strigini., Shryane N. Modelling the Effects of Combining Diverse Software Fault Detection Techniques. Formal Methods and Testing, 2008, pp [10] Gashi I., Popov P., Strigini. Fault Tolerance via Diversity for Off-the-Shelf Products: A Study with SQ Database Servers. IEEE Trans. Dependable Sec. Comput. 4(4), 2007, pp [11] Vilkomir S. Statistical testing for NPP I&C system reliability evaluation. Proceedings of the 6th American Nuclear Society International Topical Meeting on Nuclear Plant Instrumentation, Controls, and Human Machine Interface Technology (ICHMI 2009), Knoxville, TN, USA, April 5-9, [12] Vilkomir S., Swain T., Poore J. Software Input Space Modeling with Constraints among Parameters. Proceedings of the 33rd Annual IEEE International Computer Software and Applications Conference (COMPSAC 2009), Seattle, Washington, July 20 - July 24, 2009, pp [13] Vilkomir S., Asghary Karahroudy A., Tabrizi N. Interface Testing Using a Subgraph Splitting Algorithm: A Case Study. Proceedings of the Twenty-Third International Conference on Software Engineering and Knowledge Engineering (SEKE 2011), Miami, Fl, USA, July 7-9, 2011, pp

MIST: MODELING INPUT SPACE FOR TESTING TOOL

MIST: MODELING INPUT SPACE FOR TESTING TOOL MIST: MODELING INPUT SPACE FOR TESTING TOOL Sergiy A. Vilkomir, Khalid A. Abdelfattah, Sudha Gummadi Department of Computer Science East Carolina University Greenville, NC 27858, USA {vilkomirs, kaa0412,

More information

Security Informed Safety Assessment of Industrial FPGA-Based Systems

Security Informed Safety Assessment of Industrial FPGA-Based Systems Security Informed Safety Assessment of Industrial FPGA-Based Systems Vyacheslav Kharchenko* a,b, Oleg Illiashenko a, Eugene Brezhnev a,b, Artem Boyarchuk a, Vladimir Golovanevskiy c a National Aerospace

More information

Cyber Security of FPGA-Based NPP I&C Systems: Challenges and Solutions

Cyber Security of FPGA-Based NPP I&C Systems: Challenges and Solutions 1 authors: vyacheslav kharchenko, andriy kovalenko, anton andrashov, alexander siora Cyber Security of FPGA-Based NPP I&C Systems: Challenges and Solutions This paper presents an overview of the state-of-the-art

More information

Combinatorial test case selection with Markovian usage models 1

Combinatorial test case selection with Markovian usage models 1 Fifth International Conference on Information Technology: New Generations Combinatorial test case selection with Markovian usage models 1 Sergiy A. Vilkomir, W. Thomas Swain and Jesse H. Poore Software

More information

t-wise-based MULTI-FAULT INJECTION TECHNIQUE FOR THE VERIFICATION OF SAFETY CRITICAL I&C SYSTEMS

t-wise-based MULTI-FAULT INJECTION TECHNIQUE FOR THE VERIFICATION OF SAFETY CRITICAL I&C SYSTEMS t-wise-based MULTI-FAULT INJECTION TECHNIQUE FOR THE VERIFICATION OF SAFETY CRITICAL I&C SYSTEMS Vyacheslav Kharchenko National Aerospace University KhAI 17 Chkalov St, Kharkiv, Ukraine 61070 v_s_kharchenko@ukr.net

More information

NNR Regulatory Position on FPGA Based Digital I&C Systems

NNR Regulatory Position on FPGA Based Digital I&C Systems NNR Regulatory Position on FPGA Based Digital I&C Systems Gerard Lekhema National Nuclear Regulator - South Africa 11th International Workshop on Application of FPGAs in Nuclear Power Plants 8 11 October

More information

Role of I&C Conceptual Design in NPP Licensing

Role of I&C Conceptual Design in NPP Licensing Role of I&C Conceptual Design in NPP Licensing RASU Deputy Design Division Director, Head of Subdivision Galivets Eugeniy Moscow October, 2016 Abstract Currently, modern NPP construction projects face

More information

Leso Martin, Musil Tomáš

Leso Martin, Musil Tomáš SAFETY CORE APPROACH FOR THE SYSTEM WITH HIGH DEMANDS FOR A SAFETY AND RELIABILITY DESIGN IN A PARTIALLY DYNAMICALLY RECON- FIGURABLE FIELD-PROGRAMMABLE GATE ARRAY (FPGA) Leso Martin, Musil Tomáš Abstract:

More information

VHDL-MODELING OF A GAS LASER S GAS DISCHARGE CIRCUIT Nataliya Golian, Vera Golian, Olga Kalynychenko

VHDL-MODELING OF A GAS LASER S GAS DISCHARGE CIRCUIT Nataliya Golian, Vera Golian, Olga Kalynychenko 136 VHDL-MODELING OF A GAS LASER S GAS DISCHARGE CIRCUIT Nataliya Golian, Vera Golian, Olga Kalynychenko Abstract: Usage of modeling for construction of laser installations today is actual in connection

More information

Advanced course on Embedded Systems design using FPGA

Advanced course on Embedded Systems design using FPGA Advanced course on Embedded Systems design using FPGA Subramaniam Ganesan, Phares A. Noel, Ashok Prajapati Oakland University, ganesan@oakland.edu, panoel@oakland.edu, akprajap@oakland.edu Abstract-As

More information

Analysis on the Application of On-chip Redundancy in the Safety-critical System

Analysis on the Application of On-chip Redundancy in the Safety-critical System This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Analysis on the Application of On-chip Redundancy

More information

Analysis on the application of on-chip redundancy in the safety-critical system

Analysis on the application of on-chip redundancy in the safety-critical system LETTER IEICE Electronics Express, Vol.11, No.9, 1 7 Analysis on the application of on-chip redundancy in the safety-critical system Bai-gen Cai 1, Cheng-ming Jin 1a), Lian-chuan Ma 1, Yuan Cao 1, and Hideo

More information

Safety-critical embedded systems, fault-tolerant control systems, fault detection, fault localization and isolation

Safety-critical embedded systems, fault-tolerant control systems, fault detection, fault localization and isolation Fault detection in safety-critical embedded systems nomen VERBER i, MA TJAl COLNARIC i, AND WOLFGANG A. HALANG 2 JUniversity of Maribor, Faculty of Electrical Engineering and Computer Science, 2000 Maribor,

More information

2oo4D: A New Design Concept for Next-Generation Safety Instrumented Systems 07/2000

2oo4D: A New Design Concept for Next-Generation Safety Instrumented Systems 07/2000 2oo4D: A New Design Concept for Next-Generation Safety Instrumented Systems 07/2000 Copyright, Notices and Trademarks 2000 Honeywell Safety Management Systems B.V. Revision 01 July 2000 While this information

More information

IAEA Programme on Instrumentation and Control System Design and Engineering for Operating NPPs

IAEA Programme on Instrumentation and Control System Design and Engineering for Operating NPPs Programme on Instrumentation and Control System Design and Engineering for Operating NPPs Presented by Janos Eiler Vienna, 21 May 2013 International Atomic Energy Agency Outline Activities in the area

More information

Error Detection by Code Coverage Analysis without Instrumenting the Code

Error Detection by Code Coverage Analysis without Instrumenting the Code Error Detection by Code Coverage Analysis without Instrumenting the Code Erol Simsek, isystem AG Exhaustive testing to detect software errors constantly demands more time within development cycles. Software

More information

Executive summary. by Michel Bonnet, Maximilien Laforge, and Jean-Baptiste Samuel

Executive summary. by Michel Bonnet, Maximilien Laforge, and Jean-Baptiste Samuel 998-2095-02-21-14AR0 by Michel Bonnet, Maximilien Laforge, and Jean-Baptiste Samuel Executive summary Improper integration of Intelligent Electronic Devices (IED) into medium / high voltage electrical

More information

Tools and Methods for Validation and Verification as requested by ISO26262

Tools and Methods for Validation and Verification as requested by ISO26262 Tools and for Validation and Verification as requested by ISO26262 Markus Gebhardt, Axel Kaske ETAS GmbH Markus.Gebhardt@etas.com Axel.Kaske@etas.com 1 Abstract The following article will have a look on

More information

Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs

Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs A Technology Backgrounder Actel Corporation 955 East Arques Avenue Sunnyvale, California 94086 April 20, 1998 Page 2 Actel Corporation

More information

Fault Evaluator Engine Expression DB Test DB Fault Generator Results Compact Windows Summary Window Detail Window Output Files CSV HTML Main Class Inp

Fault Evaluator Engine Expression DB Test DB Fault Generator Results Compact Windows Summary Window Detail Window Output Files CSV HTML Main Class Inp Fault Evaluator: A Tool for Experimental Investigation of Effectiveness in Software Testing William Jenkins, Sergiy Vilkomir, William Ballance Department of Computer Science East Carolina University Greenville,

More information

The contribution to safety of a diverse backup system for digital safety I&C systems in Nuclear Power Plants, a probabilistic approach

The contribution to safety of a diverse backup system for digital safety I&C systems in Nuclear Power Plants, a probabilistic approach The contribution to safety of a diverse backup system for digital safety I&C systems in Nuclear Power Plants, a probabilistic approach W. Postma a*, J.L. Brinkman a a NRG, Arnhem, the Netherlands Abstract:

More information

AL8253 Core Application Note

AL8253 Core Application Note AL8253 Core Application Note 6-15-2012 Table of Contents General Information... 3 Features... 3 Block Diagram... 3 Contents... 4 Behavioral... 4 Synthesizable... 4 Test Vectors... 4 Interface... 5 Implementation

More information

ECE 636. Reconfigurable Computing. Lecture 2. Field Programmable Gate Arrays I

ECE 636. Reconfigurable Computing. Lecture 2. Field Programmable Gate Arrays I ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I Overview Anti-fuse and EEPROM-based devices Contemporary SRAM devices - Wiring - Embedded New trends - Single-driver wiring -

More information

Nuclear Power Plant Instrumentation and Control Systems for Safety and Security

Nuclear Power Plant Instrumentation and Control Systems for Safety and Security Nuclear Power Plant Instrumentation and Control Systems for Safety and Security Michael Yastrebenetsky State Scientific and Technical Centre for Nuclear and Radiation Safety, Ukraine Vyacheslav Kharchenko

More information

Technology Mapping and Packing. FPGAs

Technology Mapping and Packing. FPGAs Technology Mapping and Packing for Coarse-grained, Anti-fuse Based FPGAs Chang Woo Kang, Ali Iranli, and Massoud Pedram University of Southern California Department of Electrical Engineering Los Angeles

More information

Hybrid LUT/Multiplexer FPGA Logic Architectures

Hybrid LUT/Multiplexer FPGA Logic Architectures Hybrid LUT/Multiplexer FPGA Logic Architectures Abstract: Hybrid configurable logic block architectures for field-programmable gate arrays that contain a mixture of lookup tables and hardened multiplexers

More information

Basic Components of Digital Computer

Basic Components of Digital Computer Digital Integrated Circuits & Microcontrollers Sl. Mihnea UDREA, mihnea@comm.pub.ro Conf. Mihai i STANCIU, ms@elcom.pub.ro 1 Basic Components of Digital Computer CPU (Central Processing Unit) Control and

More information

Chapter 5: ASICs Vs. PLDs

Chapter 5: ASICs Vs. PLDs Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.

More information

Implementation of Reconfiguration Management in Fault-Adaptive Control Systems

Implementation of Reconfiguration Management in Fault-Adaptive Control Systems IEEE Instrumentation and Measurement Technology Conference Anchorage, AK, USA, 21-23 May 2002 Implementation of Reconfiguration Management in Fault-Adaptive Control Systems Gyula Simon *#, Tamás Kovácsházy

More information

Quality Indicators for Automotive Test Case Specifications

Quality Indicators for Automotive Test Case Specifications Quality Indicators for Automotive Test Case Specifications Katharina Juhnke Daimler AG Group Research & MBC Development Email: katharina.juhnke@daimler.com Matthias Tichy Ulm University Institute of Software

More information

Kostiantyn Leontiiev, Technical Director October, 2018, Dallas, USA 11 th International FPGA Workshop

Kostiantyn Leontiiev, Technical Director October, 2018, Dallas, USA 11 th International FPGA Workshop Radiy experience with RadICS Platform SIL 3 certification: adaptation of FPGA V-model to IEC 61508 requirements and using FIT to validate FMEDA results. Kostiantyn Leontiiev, Technical Director October,

More information

From MC/DC to RC/DC: Formalization and Analysis of Control-Flow Testing Criteria

From MC/DC to RC/DC: Formalization and Analysis of Control-Flow Testing Criteria 1 From MC/DC to RC/DC: Formalization and Analysis of Control-Flow Testing Criteria Sergiy A. Vilkomir and Jonathan P. Bowen, Member, IEEE Computer Society Abstract This paper describes an approach to formalization

More information

Coded Calculation for Floating Point Values in Safety I&C - Implementation and Experiences

Coded Calculation for Floating Point Values in Safety I&C - Implementation and Experiences Coded Calculation for Floating Point Values in Safety I&C - Implementation and Experiences Arndt LINDNER 1, Christian GERST 2, and Andreas MÖLLEKEN 3 1. TÜV Rheinland ISTec-GmbH, Boltzmannstr. 14, Garching,

More information

Failure Modes Taxonomy: Assessing the Reliability of FPGA-Based I&C Systems

Failure Modes Taxonomy: Assessing the Reliability of FPGA-Based I&C Systems Failure Modes Taxonomy: Assessing the Reliability of FPGA-Based I&C Systems 9 th International Workshop on the Application of FPGA s in NPP s October 3-6, 2016 Lyon, France P. McNelles, Z.C. Zeng, G. Renganathan,

More information

Computer Hardware Requirements for Real-Time Applications

Computer Hardware Requirements for Real-Time Applications Lecture (4) Computer Hardware Requirements for Real-Time Applications Prof. Kasim M. Al-Aubidy Computer Engineering Department Philadelphia University Real-Time Systems, Prof. Kasim Al-Aubidy 1 Lecture

More information

Computer Structure. Unit 2: Memory and programmable devices

Computer Structure. Unit 2: Memory and programmable devices Computer Structure Unit 2: Memory and programmable devices Translated from Francisco Pérez García (fperez at us.es) by Mª Carmen Romero (mcromerot at us.es, Office G1.51, 954554324) Electronic Technology

More information

Hardware Software Codesign of Embedded Systems

Hardware Software Codesign of Embedded Systems Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System

More information

FYSE420 DIGITAL ELECTRONICS. Lecture 7

FYSE420 DIGITAL ELECTRONICS. Lecture 7 FYSE420 DIGITAL ELECTRONICS Lecture 7 1 [1] [2] [3] DIGITAL LOGIC CIRCUIT ANALYSIS & DESIGN Nelson, Nagle, Irvin, Carrol ISBN 0-13-463894-8 DIGITAL DESIGN Morris Mano Fourth edition ISBN 0-13-198924-3

More information

DEVELOPMENT OF DISTRIBUTED AUTOMOTIVE SOFTWARE The DaVinci Methodology

DEVELOPMENT OF DISTRIBUTED AUTOMOTIVE SOFTWARE The DaVinci Methodology DEVELOPMENT OF DISTRIBUTED AUTOMOTIVE SOFTWARE The DaVinci Methodology Dr. Uwe Honekamp, Matthias Wernicke Vector Informatik GmbH, Dep. PND - Tools for Networks and distributed Systems Abstract: The software

More information

What functional safety module designers need from IC developers

What functional safety module designers need from IC developers What functional safety module designers need from IC developers Embedded Platforms Conference Microcontrollers and Peripherals Nov 9 th 2016 14:50 15:30 TOM MEANY Introduction This presentation gives a

More information

Providing of FPGA Resources as a Service: Technologies, Deployment and Case-Study

Providing of FPGA Resources as a Service: Technologies, Deployment and Case-Study Providing of FPGA Resources as a Service: Technologies, Deployment and Case-Study Inna Kolesnyk 1, Artem Perepelitsyn 2, Vitaliy Kulanov 3 National Aerospace University KhAI, Chkalov str. 17, 61070 Kharkov,

More information

Defense-in-Depth & Diversity (D3) Charles Kim Electrical and Computer Engineering Howard University

Defense-in-Depth & Diversity (D3) Charles Kim Electrical and Computer Engineering Howard University EECE499-01: Computers and Nuclear Energy Defense-in-Depth & Diversity (D3) Charles Kim Electrical and Computer Engineering Howard University www.mwftr.com 1 Defense in Depth Military Strategy Front Line

More information

2. Develop guidelines regarding level of detail in system analysis and screening of components, failure modes and dependencies

2. Develop guidelines regarding level of detail in system analysis and screening of components, failure modes and dependencies 1 (7) PROJECT PLAN Project name: Project's short name: Project number: Guidelines for reliability analysis of digital systems in PSA context DIGREL 1 Background and state-of-the-art 2 Objectives Digital

More information

ISO INTERNATIONAL STANDARD. Safety of machinery Safety-related parts of control systems Part 1: General principles for design

ISO INTERNATIONAL STANDARD. Safety of machinery Safety-related parts of control systems Part 1: General principles for design INTERNATIONAL STANDARD ISO 13849-1 Second edition 2006-11-01 Safety of machinery Safety-related parts of control systems Part 1: General principles for design Sécurité des machines Parties des systèmes

More information

High-Performance 32-bit

High-Performance 32-bit High-Performance 32-bit Microcontroller with Built-in 11-Channel Serial Interface and Two High-Speed A/D Converter Units A 32-bit microcontroller optimal for digital home appliances that integrates various

More information

Field Program mable Gate Arrays

Field Program mable Gate Arrays Field Program mable Gate Arrays M andakini Patil E H E P g r o u p D H E P T I F R SERC school NISER, Bhubaneshwar Nov 7-27 2017 Outline Digital electronics Short history of programmable logic devices

More information

Implementation of a FIR Filter on a Partial Reconfigurable Platform

Implementation of a FIR Filter on a Partial Reconfigurable Platform Implementation of a FIR Filter on a Partial Reconfigurable Platform Hanho Lee and Chang-Seok Choi School of Information and Communication Engineering Inha University, Incheon, 402-751, Korea hhlee@inha.ac.kr

More information

Improving the Fault Tolerance of a Computer System with Space-Time Triple Modular Redundancy

Improving the Fault Tolerance of a Computer System with Space-Time Triple Modular Redundancy Improving the Fault Tolerance of a Computer System with Space-Time Triple Modular Redundancy Wei Chen, Rui Gong, Fang Liu, Kui Dai, Zhiying Wang School of Computer, National University of Defense Technology,

More information

Functional Safety Processes and SIL Requirements

Functional Safety Processes and SIL Requirements Functional Safety Processes and SIL Requirements Jordi Campos Tüv Süd Process Safety Business Manager Jordi.campos@tuev-sued.es 15-07-14 Terminology Safety Instrumented Systems (SIS) Safety Integrity Level

More information

Design Methodologies. Full-Custom Design

Design Methodologies. Full-Custom Design Design Methodologies Design styles Full-custom design Standard-cell design Programmable logic Gate arrays and field-programmable gate arrays (FPGAs) Sea of gates System-on-a-chip (embedded cores) Design

More information

Upgrading the Reactor Power Control Concept with a Modern Digital Control System

Upgrading the Reactor Power Control Concept with a Modern Digital Control System Upgrading the Reactor Power Control Concept with a Modern Digital Control System Entsorgung und Stilllegung M. Längle, R. Schildheuer TÜV SÜD Energietechnik GmbH Baden-Württemberg Mannheim, Germany TÜV

More information

Experience Report: Error Distribution in Safety-Critical Software and Software Risk Analysis Based on Unit Tests

Experience Report: Error Distribution in Safety-Critical Software and Software Risk Analysis Based on Unit Tests Experience Report: Error Distribution in Safety-Critical Software and Software Risk Analysis Based on Unit Tests Stephan Ramberger, Thomas Gruber, Wolfgang Herzner Division Information Technologies ARC

More information

A Transformation-Based Model of Evolutionary Architecting for Embedded System Product Lines

A Transformation-Based Model of Evolutionary Architecting for Embedded System Product Lines A Transformation-Based Model of Evolutionary Architecting for Embedded System Product Lines Jakob Axelsson School of Innovation, Design and Engineering, Mälardalen University, SE-721 23 Västerås, Sweden

More information

A novel priority selection system for nuclear power plant

A novel priority selection system for nuclear power plant A novel priority selection system for nuclear power plant Shuo Wang and Qingwei Shi China Nuclear Control System Engineering Co. LTD wangshuo@cncs.bj.cn Kelin Qi, Gang Ma and Dong Wang China Nuclear Control

More information

Embedded Computing Platform. Architecture and Instruction Set

Embedded Computing Platform. Architecture and Instruction Set Embedded Computing Platform Microprocessor: Architecture and Instruction Set Ingo Sander ingo@kth.se Microprocessor A central part of the embedded platform A platform is the basic hardware and software

More information

The University of Reduced Instruction Set Computer (MARC)

The University of Reduced Instruction Set Computer (MARC) The University of Reduced Instruction Set Computer (MARC) Abstract We present our design of a VHDL-based, RISC processor instantiated on an FPGA for use in undergraduate electrical engineering courses

More information

6. Fault Tolerance. CS 313 High Integrity Systems; CS M13 Critical Systems; Michaelmas Term 2009, Sect

6. Fault Tolerance. CS 313 High Integrity Systems; CS M13 Critical Systems; Michaelmas Term 2009, Sect 6. Fault Tolerance (a) Introduction. (b) Types of faults. (c) Fault models. (d) Fault coverage. (e) Redundancy. (f) Fault detection techniques. (g) Hardware fault tolerance. (h) Software fault tolerance.

More information

Spartan-3E FPGA Design Guide for prototyping and production environment

Spartan-3E FPGA Design Guide for prototyping and production environment 3ème conférence Internationale des énergies renouvelables CIER-2015 Proceedings of Engineering and Technology - PET Spartan-3E FPGA Design Guide for prototyping and production environment Mohammed BOUDJEMA

More information

SRAM SRAM SRAM SRAM EPF 10K130V EPF 10K130V. Ethernet DRAM DRAM DRAM EPROM EPF 10K130V EPF 10K130V. Flash DRAM DRAM

SRAM SRAM SRAM SRAM EPF 10K130V EPF 10K130V. Ethernet DRAM DRAM DRAM EPROM EPF 10K130V EPF 10K130V. Flash DRAM DRAM Hardware Recongurable Neural Networks Jean-Luc Beuchat, Jacques-Olivier Haenni and Eduardo Sanchez Swiss Federal Institute of Technology, Logic Systems Laboratory, EPFL { LSL, IN { Ecublens, CH { 1015

More information

Building A Custom System-On-A-Chip

Building A Custom System-On-A-Chip Building A Custom System-On-A-Chip Only a few years ago, we could only dream about building our very own custom microprocessor system on a chip. The manufacturing cost for producing a custom chip is just

More information

The Application of FPGA-based FitRel Platform in Nuclear Power Plant Diverse Actuation System. Yinjie Chen China Techenergy Co., Ltd (CTEC) Dec 2017

The Application of FPGA-based FitRel Platform in Nuclear Power Plant Diverse Actuation System. Yinjie Chen China Techenergy Co., Ltd (CTEC) Dec 2017 The Application of FPGA-based FitRel Platform in Nuclear Power Plant Diverse Actuation System Yinjie Chen China Techenergy Co., Ltd (CTEC) Dec 2017 1 Introduction 2 R&D of FPGA-based FitRel Platform 3

More information

Hardware Software Codesign of Embedded System

Hardware Software Codesign of Embedded System Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on

More information

EMBEDDED SOPC DESIGN WITH NIOS II PROCESSOR AND VHDL EXAMPLES

EMBEDDED SOPC DESIGN WITH NIOS II PROCESSOR AND VHDL EXAMPLES EMBEDDED SOPC DESIGN WITH NIOS II PROCESSOR AND VHDL EXAMPLES Pong P. Chu Cleveland State University A JOHN WILEY & SONS, INC., PUBLICATION PREFACE An SoC (system on a chip) integrates a processor, memory

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated

More information

L2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA

L2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA L2: FPGA HARDWARE 18-545: ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA 18-545: FALL 2014 2 Admin stuff Project Proposals happen on Monday Be prepared to give an in-class presentation Lab 1 is

More information

Experiment 3. Digital Circuit Prototyping Using FPGAs

Experiment 3. Digital Circuit Prototyping Using FPGAs Experiment 3. Digital Circuit Prototyping Using FPGAs Masud ul Hasan Muhammad Elrabaa Ahmad Khayyat Version 151, 11 September 2015 Table of Contents 1. Objectives 2. Materials Required 3. Background 3.1.

More information

Study on a Sensor Network System with a Self-Maintenance Function for Plant Monitoring System

Study on a Sensor Network System with a Self-Maintenance Function for Plant Monitoring System Joint International Workshop: Nuclear Technology and Society Needs for Next Generation Study on a Sensor Network System with a Self-Maintenance Function for Plant Monitoring System Takeshi Fujiwara and

More information

OUTLINE. System-on-Chip Design ( ) System-on-Chip Design for Embedded Systems ( ) WHAT IS A SYSTEM-ON-CHIP?

OUTLINE. System-on-Chip Design ( ) System-on-Chip Design for Embedded Systems ( ) WHAT IS A SYSTEM-ON-CHIP? September 3, 2018 System-on-Chip Design (191210750) System-on-Chip Design for Embedded Systems (191211590) 2 OUTLINE Short general introduction to IC design Organization of this course 3 WHAT IS A SYSTEM-ON-CHIP?

More information

Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience

Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience H. Krupnova CMG/FMVG, ST Microelectronics Grenoble, France Helena.Krupnova@st.com Abstract Today, having a fast hardware

More information

Digital Systems Design. System on a Programmable Chip

Digital Systems Design. System on a Programmable Chip Digital Systems Design Introduction to System on a Programmable Chip Dr. D. J. Jackson Lecture 11-1 System on a Programmable Chip Generally involves utilization of a large FPGA Large number of logic elements

More information

Basic principles 1. Configuring function diagrams based on IEC 2. Administration 3 COMOS. Automation Logical. Operating Manual 04/2015 A5E AD

Basic principles 1. Configuring function diagrams based on IEC 2. Administration 3 COMOS. Automation Logical. Operating Manual 04/2015 A5E AD Basic principles 1 Configuring function diagrams based on IEC 2 COMOS Administration 3 Automation Operating Manual 04/2015 A5E32082870-AD Legal information Warning notice system This manual contains notices

More information

By Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions

By Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions Building Testability into FPGA and ASIC Designs By Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions Introduction This paper discusses how the architecture for FPGAs and ASICs

More information

Communication Networks for the Next-Generation Vehicles

Communication Networks for the Next-Generation Vehicles Communication Networks for the, Ph.D. Electrical and Computer Engg. Dept. Wayne State University Detroit MI 48202 (313) 577-3855, smahmud@eng.wayne.edu January 13, 2005 4 th Annual Winter Workshop U.S.

More information

Design Space Exploration Using Parameterized Cores

Design Space Exploration Using Parameterized Cores RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Design Space Exploration Using Parameterized Cores Ian D. L. Anderson M.A.Sc. Candidate March 31, 2006 Supervisor: Dr. M. Khalid 1 OUTLINE

More information

Cover TBD. intel Quartus prime Design software

Cover TBD. intel Quartus prime Design software Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a

More information

Soft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study

Soft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study Soft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study Bradley F. Dutton, Graduate Student Member, IEEE, and Charles E. Stroud, Fellow, IEEE Dept. of Electrical and Computer Engineering

More information

Extension to Chapter 2. Architectural Constraints

Extension to Chapter 2. Architectural Constraints Extension to Chapter 2. Architectural Constraints Mary Ann Lundteigen Marvin Rausand RAMS Group Department of Mechanical and Industrial Engineering NTNU (Version 0.1) Lundteigen& Rausand Extension to Chapter

More information

Application of FPGA technology in NicSys8000N platform. Liu Zhikai Oct. 14,2015

Application of FPGA technology in NicSys8000N platform. Liu Zhikai Oct. 14,2015 Application of FPGA technology in NicSys8000N platform Liu Zhikai Oct. 14,2015 Presentation Overview Introduction Structure of NicSys8000N platform FPGA technology strengthen the NicSys8000N platform comprehensively

More information

Status of Cyber Security Implementation at Canadian NPPs

Status of Cyber Security Implementation at Canadian NPPs Status of Cyber Security Implementation at Canadian NPPs Chul Hwan Jung Technical Specialist Systems Engineering Division (CNSC) Korean Nuclear Society Conference Jeju, Korea, May 11 13, 2016 e-docs 4982091

More information

USE CASE 13 ADAPTIVE TRANSMISSION LINE PROTECTION

USE CASE 13 ADAPTIVE TRANSMISSION LINE PROTECTION H USE CASE 13 ADAPTIVE TRANSMISSION LINE PROTECTION Use Case Title Adaptive Transmission Line Protection Use Case Summary The requirements for improvement in the performance of protection relays under

More information

Automotive Safety Manual

Automotive Safety Manual Automotive Safety Manual for Cyclone V FPGAs and Cyclone V SoCs Subscribe MNL-1082 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Automotive Safety Manual for Cyclone V FPGAs and Cyclone

More information

Control systems for spallation target in China ADS systems

Control systems for spallation target in China ADS systems The 15th Intern. Conf. on Accelerator and Large Experimental Physics Control Systems (ICALEPCS15) Control systems for spallation target in China ADS systems Zhiyong He, Qiang Zhao,Wenjuan Cui,Yuxi Luo,

More information

Design Methodologies and Tools. Full-Custom Design

Design Methodologies and Tools. Full-Custom Design Design Methodologies and Tools Design styles Full-custom design Standard-cell design Programmable logic Gate arrays and field-programmable gate arrays (FPGAs) Sea of gates System-on-a-chip (embedded cores)

More information

Digital Integrated Circuits

Digital Integrated Circuits Digital Integrated Circuits Lecture 9 Jaeyong Chung Robust Systems Laboratory Incheon National University DIGITAL DESIGN FLOW Chung EPC6055 2 FPGA vs. ASIC FPGA (A programmable Logic Device) Faster time-to-market

More information

High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example User Guide

High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example User Guide High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example Updated for Intel Quartus Prime Design Suite: 18.1.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. High Bandwidth

More information

Design of Multifunction Vehicle Bus Controller

Design of Multifunction Vehicle Bus Controller Design of Multifunction Vehicle Bus Controller Zhongqi LI, Fengping Yang, Qirong Xing, College of Electrical & Electronic Engineering, East China Jiaotong University, Nanchang, P. R.China lzq0828@163.com

More information

TOOLS FOR IMPROVING CROSS-PLATFORM SOFTWARE DEVELOPMENT

TOOLS FOR IMPROVING CROSS-PLATFORM SOFTWARE DEVELOPMENT TOOLS FOR IMPROVING CROSS-PLATFORM SOFTWARE DEVELOPMENT Eric Kelmelis 28 March 2018 OVERVIEW BACKGROUND Evolution of processing hardware CROSS-PLATFORM KERNEL DEVELOPMENT Write once, target multiple hardware

More information

DEPENDABLE PROCESSOR DESIGN

DEPENDABLE PROCESSOR DESIGN DEPENDABLE PROCESSOR DESIGN Matteo Carminati Politecnico di Milano - October 31st, 2012 Partially inspired by P. Harrod (ARM) presentation at the Test Spring School 2012 - Annecy (France) OUTLINE What?

More information

Analysis and Realization of Digital Filter in Communication System

Analysis and Realization of Digital Filter in Communication System , pp.37-42 http://dx.doi.org/0.4257/astl.206. Analysis and Realization of Digital Filter in Communication System Guohua Zou School of software, East China University of Technology, anchang, 330000, China

More information

ELCT708 MicroLab Session #1 Introduction to Embedded Systems and Microcontrollers. Eng. Salma Hesham

ELCT708 MicroLab Session #1 Introduction to Embedded Systems and Microcontrollers. Eng. Salma Hesham ELCT708 MicroLab Session #1 Introduction to Embedded Systems and Microcontrollers What is common between these systems? What is common between these systems? Each consists of an internal smart computer

More information

Applying F(I)MEA-technique for SCADA-based Industrial Control Systems Dependability Assessment and Ensuring

Applying F(I)MEA-technique for SCADA-based Industrial Control Systems Dependability Assessment and Ensuring Third International Conference on Dependability of Computer Systems DepCoS-RELCOMEX 2008 Applying F(I)MEA-technique for SCADA-based Industrial Control Systems Dependability Assessment and Ensuring Eugene

More information

Embedded systems extend automation

Embedded systems extend automation Embedded systems extend automation System 800xA incorporates numerous embedded applications Kai Hansen, Tomas Lindström, Lars Mårtensson, Hans Thilderkvist Users expect and demand more functionality from

More information

About using FPGAs in radiation environments

About using FPGAs in radiation environments About using FPGAs in radiation environments Tullio Grassi (FNAL / Univ. of MD) Motivations We may need some "glue logic" between the Front-End ASICs and the GBT (see talk from Chris Tully HB/HE Strawman

More information

REALISATION OF AN INTELLIGENT AND CONTINUOUS PROCESS CONNECTION IN SUBSTATIONS

REALISATION OF AN INTELLIGENT AND CONTINUOUS PROCESS CONNECTION IN SUBSTATIONS REALISATION OF AN INTELLIGENT AND CONTINUOUS PROCESS CONNECTION IN SUBSTATIONS Christina SÜFKE Carsten HAVERKAMP Christian WEHLING Westnetz GmbH - Germany Westnetz GmbH - Germany Westnetz GmbH - Germany

More information

Testing Under Time Pressure. Versatile Test Benches for Avionic Systems

Testing Under Time Pressure. Versatile Test Benches for Avionic Systems Testing Under Time Pressure Versatile Test Benches for Avionic Systems In the future, test benches will be made up from subsystems that are manufactured by specialized suppliers. It is very important to

More information

Fault Grading FPGA Interconnect Test Configurations

Fault Grading FPGA Interconnect Test Configurations * Fault Grading FPGA Interconnect Test Configurations Mehdi Baradaran Tahoori Subhasish Mitra* Shahin Toutounchi Edward J. McCluskey Center for Reliable Computing Stanford University http://crc.stanford.edu

More information

A Device-Controlled Dynamic Configuration Framework Supporting Heterogeneous Resource Management

A Device-Controlled Dynamic Configuration Framework Supporting Heterogeneous Resource Management A Device-Controlled Dynamic Configuration Framework Supporting Heterogeneous Resource Management H. Tan and R. F. DeMara Department of Electrical and Computer Engineering University of Central Florida

More information

AL8259 Core Application Note

AL8259 Core Application Note AL8259 Core Application Note 10-24-2012 Table of Contents General Information... 3 Features... 3 Block Diagram... 3 Contents... 4 A. Behavioral... 4 B. Synthesizable... 4 C. Test Vectors... 4 Interface...

More information

An Immune System Paradigm for the Assurance of Dependability of Collaborative Self-organizing Systems

An Immune System Paradigm for the Assurance of Dependability of Collaborative Self-organizing Systems An Immune System Paradigm for the Assurance of Dependability of Collaborative Self-organizing Systems Algirdas Avižienis Vytautas Magnus University, Kaunas, Lithuania and University of California, Los

More information

AS-i Safety Relay Output Module with Diagnostic Slave

AS-i Safety Relay Output Module with Diagnostic Slave AS-i Safety Relay Output Module with Diagnostic Slave User Manual...supports the requirements for AS-i Safety up to SIL3 Revision date: 2016-03-9 Subject to modifications without notice. Generally, this

More information