LESSON PLAN. Name: Dr. Gaurav Sharma & Er. Shilpi. Discipline: Computer Science and Engineering. Semester: B.Tech 3 rd
|
|
- Loren Kelly
- 5 years ago
- Views:
Transcription
1 Name: Dr. Gaurav Sharma & Er. Shilpi Discipline: Computer Science and Engineering Semester: B.Tech 3 rd LESSON PLAN Subject: DATA BASE MANAGEMENT SYSTEMS (CSE-205N) Lesson Plan Duration: 15 weeks (from July, 2018 to Dec, 2018) Work Load: Lectures-03 Tute -01 Practical -03 Week Theory Lecture Day Topic 1st 1st Concept & Overview of DBMS 2nd Data Models 3rd Database Languages, Database Administrator 2nd 4th Database Users 5th Three Schema architecture of DBMS 6th Basic concepts, Design Issues, Mapping Constraints of E-R model 3rd 7th Keys, Entity-Relationship Diagram, Weak Entity Sets 8th Extended E-R features 9th Revision of Unit-I 4th 10th Structure of relational Databases 11th Relational Algebra 12th Relational Calculus 5th 13th introduction to Views, updates on views 14th Concept of DDL, DML, DCL 15th Basic Structure, Set operations 6th 16th Aggregate Functions, Null Values, Domain Constraints 17th Referential Integrity Constraints, assertions, views 18th Nested Sub queries 7th 19th Database security application development using SQL 20th Stored procedures and triggers 21st Revision of Unit-II 8th 22nd Functional Dependencies 23rd Different anomalies in designing a Database 24th -do- 9th 25th Normalization using functional dependencies, 26th -do- 27th Decomposition, Boyce-Codd Normal Form, 3NF 10th 28th -do-
2 29th Normalization using multi-valued dependencies, 4NF, 5NF 30th -do- 11 th 31st Physical data structures, Query optimization: join algorithm 32nd statistics and cost base optimization 33rd Overview of Transaction processing, Concurrency control, Recovery Management 12 th 34th Transaction model properties, state serializability, lock base protocols, Two phase locking. 35th Revision of Unit-III 36th Issues and Models for Resilient Operation -Undo/Redo Logging 13 th 37th Protecting against Media Failures 38th Serial and Serializable Schedules 39th Conflict Serializability 14 th 40th Enforcing Serializability by Locks 41st Locking Systems with Several Lock Modes-Concurrency Control by Timestamps, validation. 42nd Serializability and Recoverability-View 15 th 43rd Serializability-Resolving 44th Deadlocks-Distributed Databases: Commit and Lock 45th Revision of Unit-IV Text Books; 1. Ramez Elmasri, Shamkant B. Navathe, Fundamentals of Database systems, Pearson 2. Korth, Silberschatz, Sudarshan: database concepts, MGH, Reference Books: 1. R. Ramakrishnan and J. Gehrks database management system; MGH, International edition, 2. 2 C. J. Date, data base systems: 7th edition, Addison Wesley, Pearson Education 3. Rini Chakrabarti, Advance database management systems, Wiley Dreamtech
3 Practical Week Practical day Topic 1 1 Write the queries for Data Definition Language (DDL) in RDBMS. Write the queries for Data Manipulation Language (DML) in RDBMS 2 2 Write the queries for Data Control Language (DCL) in RDBMS Write SQL queries using logical operations (=,,etc) 3 3 Write SQL queries using SQL operators Using two tables create a view which shall perform equi join and also create various views Using two tables create a view showing non equi join 4 4 Write SQL query using character, number, date and group functions 5 5 Write SQL queries for relational algebra 6 6 Write SQL queries for extracting data from more than one table 7 7 Write SQL queries for sub queries, nested queries 8 8 Write SQL Queries to implement ROLL BACK, COMMIT & CHECK POINTS 9 9 Create VIEWS, CURSORS and TR Write SQL queries for equi-join and different view formation Write SQL queries for non-equi join and view formation High level language extension with Cursors High level language extension with Triggers. To study the concept of Functions
4 12 12 To study the concept of Procedures Create a program to find area of a circle using a procedure and insert the values into a table Revision Revision Viva
5 LESSON PLAN Name: Discipline: Computer Science and Engineering Semester: B.Tech 3 rd Subject: DIGITAL ELECTRONICS LAB (ECE-213N) Lesson Plan Duration: 15 weeks (from July, 2018 to Dec, 2018) Work Load: Practical -03 Practical Week Practical day Topic 1 1 Familiarization with Digital Trainer Kit and associated equipment. 2 2 Study of TTL gates AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR. 3 3 Design and realize a given function using K-Maps and verify its performance. 4 4 To verify the operation of Multiplexer and Demultiplexer. 5 5 To verify the operation of Comparator. 6 6 To verify the truth table of S-R, J-K, T, D Flip-flops. 7 7 To verify the operation of Bi-directional shift register. 8 8 To design and verify the operation of 3-bit asynchronous counter. 9 9 To design and verify the operation of asynchronous Up/down counter using J-K FFs To design and verify the operation of asynchronous Decade counter Study of TTL logic family characteristics.
6 12 12 Study of Encoder and Decoder. Study of BCD to 7 segment Decoder Revision Revision Viva TEXT BOOKS 1. Donald P. Leach and Albert Paul Malvino, Digital Principles and Applications, 8th Edition, TMH, 2003.M. 2. Morris Mano, Digital Design, 3rd Edition, Prentice Hall of India Pvt. Ltd., 2003 / Pearson Education (Singapore) Pvt. Ltd., New Delhi, REFERENCES 1. A.K. Maini, Digital Electronics, Wiley India 2. John F. Wakerly, Digital Design, Fourth Edition, Pearson/PHI, John. M Yarbrough, Digital Logic Applications and Design, Thomson Learning, S. Salivahanan and S. Arivazhagan, Digital Circuits and Design, 3rd Edition., Vikas Publishing House Pvt. Ltd, New Delhi, William H. Gothmann, Digital Electronics, 2nd Edition, PHI, Thomas L. Floyd, Digital Fundamentals, 8th Edition, Pearson Education Inc, New Delhi, Donald D. Givone, Digital Principles and Design, TMH, 2003.
7 LESSON PLAN Name: Discipline: Computer Science and Engineering Semester: B.Tech, 3 rd Semester Subject: DIGITAL ELECTRONICS (ECE-207N) Lesson Plan Duration: 15 weeks (from July, 2018 to Dec, 2018) Work Load: Lectures-03, Tute -01. Week Theory Lecture Day Topic 1st 1 st Minimization Techniques: Boolean postulates and laws 2 nd De-Morgan's Theorem, Principle of Duality, Boolean expression 3 rd Minimization of Boolean expressions, Minterm, Maxterm, Sum of Products (SOP) 2nd 4 th Product of Sums (POS)Binary, octal and hexadecimal arithmetics 5 th Karnaugh map Minimization - Don't care conditions 6 th Quine - McCluskey method of minimization 3rd 7 th Logic Gates: AND, OR, NOT, NAND, NOR, Exclusive-OR and Exclusive-NOR 8 th Implementations of Logic Functions using gates, NAND-NOR 9 th Implementations - Multi level gate implementations- Multi output gate implementations 4th 10 th TTL and CMOS Logic and their characteristics, Tristate gates. 11 th Revision of Unit-I 12 th Design procedure - Half adder, Full Adder 5th 13 th Half subtractor, Full subtractor 14 th Parallel binary adder 15 th Parallel binary Subtractor 6th 16 th Fast Adder, Carry Look Ahead adder 17 th Serial Adder/Subtractor, BCD adder 18 th Binary Multiplier, Binary Divider 7th 19 th Multiplexer/ De-multiplexer 20 th Decoder,Encoder 21 st Parity Checker, Parity Generators 8th 22 nd code converters, Magnitude Comparator 23 rd Revision of Unit-II 24 th Latches, Flip-flops - SR, JK 9th 25 th Flip-flops - D, T, Master-Slave - Characteristic table and equation
8 26 th Application table 27 th Edge triggering, Level Triggering 10th 28 th Asynchronous Ripple or serial counter, Asynchronous Up/Down counter 29 th Synchronous counters, Synchronous Up/Down counters, Programmable counters 30 th Design of Synchronous counters: state diagram, State table, State minimization 11 th 31 st State assignment, Excitation table and maps-circuit implementation 32 nd Modulo-n counter 33 rd 555 Timer 12 th 34 th Registers - shift registers, Universal shift registers, Shift register counters 35 th Ring counter, Shift counters, Sequence generators 36 th Revision of Unit-III 13 th 37 th Classification of memories - ROM: ROM organization, PROM, EPROM, EEPROM, EAPROM 38 th RAM: - RAM organization - Write operation, Read operation, Memory cycle 39 th Timing wave forms, Memory decoding, memory expansion 14 th 40 th Static RAM Cell, Bipolar RAM cell, MOSFET 41 st RAM cell structure, Dynamic RAM cell Structure 42 nd Programmable Logic Devices - Programmable Logic Array (PLA) Programmable Array Logic (PAL) 15 th 43 rd Implementation of PLA, PAL using ROM 44 th Introduction to Field Programmable Gate Arrays (FPGA) 45 th Revision of Unit-IV TEXT BOOKS 1. Donald P. Leach and Albert Paul Malvino, Digital Principles and Applications, 8th Edition, TMH, 2003.M. 2. Morris Mano, Digital Design, 3rd Edition, Prentice Hall of India Pvt. Ltd., 2003 / Pearson Education (Singapore) Pvt. Ltd., New Delhi, REFERENCES 1. A.K. Maini, Digital Electronics, Wiley India 2. John F. Wakerly, Digital Design, Fourth Edition, Pearson/PHI, John. M Yarbrough, Digital Logic. 3. Applications and Design, Thomson Learning, S. Salivahanan and S. Arivazhagan, Digital Circuits and Design, 3rd Edition., Vikas Publishing House Pvt. Ltd. New Delhi, 2006
9 5. William H. Gothmann, Digital Electronics, 2nd Edition, PHI, Thomas L. Floyd, Digital Fundamentals, 8th Edition, Pearson Education Inc, New Delhi, Donald D. Givone, Digital Principles and Design, TMH, 2003.
10 LESSON PLAN Name: Discipline: Computer Science and Engineering Semester: B.Tech 3 rd Semester Subject: DIS (CSE-201N) Lesson Plan Duration: 15 weeks (from July, 2018 to Dec, 2018) Work Load: Lectures-03, Tute -01, Week Theory Lecture Day Topic 1st 1st Set Theory & Logic: Fundamentals - Sets and subsets 2nd Venn Diagrams, Operations on sets 3rd Laws of Set Theory, 2nd 4th Power Sets and Products 5th Partition of sets, The Principle of Inclusion- Exclusion 6th Logic : Propositions and Logical operations, Truth tables 3rd 7th -do- 8th Equivalence, Implications, Laws of Logic 9th Normal forms, Predicates and. 4th 10th quantifiers, Mathematical Induction 11th Revision of Unit-I 12th Relations, diagraphs and lattices: Product sets and partitions 5th 13th relations and diagraphs 14th -do- 15th paths in relations and diagraphs 6th 16th properties of relations 17th equivalence and partially ordered relations 18th -do- 7th 19th computer representation of relations and diagraphs 20th manipulation of relations 21st Transitive closure and Warshall s algorithm 8th 22nd Posets and Hasse Diagrams, Lattice 23rd Revision of Unit-II 24th Functions and Combinatorics: Definitions and types of functions: injective 9th 25th -do- 26th 27th subjective and bijective Composition, identity and inverse
11 10th 28th -do- 29th Review of Permutation and combination-mathematical Induction 30th -do- 11 th 31st Pigeon hole principle 32nd Principle of inclusion and exclusion 33rd Generating function-recurrence relations 12 th 34th -do- 35th Revision of Unit-III 36 th Algebraic structures with one binary operation - semi groups, monoids and groups 13 th 37 th -do- 38th Product and quotient of algebraic structures 39th Isomorphism 14 th 40th homomorphism 41st automorphism 42nd Cyclic groups, Normal sub group 15 th 43rd codes and group codes 44th Ring homomorphism and Isomorphism 45th Revision of Unit-IV Books: Elements of Discrete Mathematics C.L Liu, 1985, Reprinted 2000, McGraw Hill Discrete mathematical structures by B Kolman RC Busby, S Ross PHI Pvt. Ltd. Reference: Discrete Mathematical Structures with Applications to Computer Science, by Tremblay J.P, and Manohar R., McGraw Hill Book Company, 1975, International Edition, Discrete and Combinatorial mathematics ", Ralph P., Grimaldi, Addison- Wesley Publishing Company, Reprinted in Discrete Mathematics and its Applications ", Kenneth H.Rosen, McGraw Hill Book Company,
12 Lesson Plan Name of the Faculty: Nidhi Seth,Meenakshi Discipline: CSE Semester: 3rd Subject: Data Structures, CSE-203N Lession Plan Duration: 15 weeks Work Load (Lecture/Practical) per week (In hours): Lectures-03 Week Theory Practical Lecture Day Topic (Including Assignment/Test) Practical Day Topic Data Types, Built in and User Defined Data Structures, Applications of Write a program for Linear 1 Data Structure serach methods. Algorithm Analysis, Worst, Best Write a program for Binary 1 2 and Average Case Analysis serach methods. 1 Notations of Space and Time 3 Complexity, Arrays, One Dimensional Arrays Comparison Between Linear & Binary search 4 Two Dimensional Arrays and Multi-Dimensional Arrays, Sparse Matrices Write a program for insertion sort. 2 5 Storage 2 Class 3 6 Basics of Recursion, Searching from array using Linear Search Algorithm Write a program for selection sort. 7 Binary Searching Algorithm Write a program bubble sort. 8 Sorting of array using Selection sort 3 Sorting of array using Selection Write a program to implement sort Stack and its operation 9 10 Sorting of array using Insertion sort,selection Sort
13 4 11 Bubble, Radix Sort Algorithm 4 12 Revision of Sorting and Searching. Write a program for quick sort Stacks: Definition, Implement ation of Stacks and Its Operations (Push,Pop) Evaluation of Infix, prefix and Postfix Expression, 5 Interconversion of Infix Expression, Prefix and Post- 15 Fix Expression DO----- Write a program for merge sort Implementatio n of Merge Sort Quick Sort Algorithm 6 Write a program to implement Queue and its operation
14 Revision of Stack and its Application. 19, 7 7 Queues: Definition, Sequential Implementation of Linear Queues and Its 20 Operations Circular Queue and Its 21 Implementation Priority Queues and Its Implementation Applications of queues 8 24 Revision of Queue. Write a program to implement Circular Queue and its operation. Write a program to implement singly linked list for the following operations: Create, Display,. Write a program to implement singly linked list for the following operations: searching, Write a program to implement singly linked list for the following operation:, traversing and deletion Linked Lists: Dynamic Implementations, Need of Dynamic Data Structures, Single Link List and Its Dynamic Implementation 9 Write a program to implement doubly linked list for the following operations: Create, Display. Write a program to implement doubly linked list for the following operations: inserting, counting, search Traversing, Insertion, Operations on Single Link Lists. Deletion Operations on Single Link Lists Comparison between Static and Dynamic Implementation of Linked List. Dynamic Implementation Write a program to implement doubly linked list for the following operations: Deletion, Display
15 of Stacks and Queues. 31 Circular Link Lists and Doubly Link List, Dynamic Implementation of Primitive Operations on Doubly Linked Lists. 11 Dynamic Implementation of Primitive Operations on 33 Circular Link List Trees: Definition, Basic Terminology, Binary Tree, 36 External and Internal Nodes Write a program to implement circular linked list for the following operations: Create, Display, inserting, Write a program to implement circular linked list for the following operations:counting, searching, traversing 37 Static Implementation of a Binary Tree Dynamic Implementation of a Binary Tree, Primitive Operations on Binary Trees Binary Tree Traversals: Per- Order, InOrder 13 Write a program to implement circular linked list for the following operations: traversing and deletion Write a program to implement 40 Binary Tree Traversals: Post- Order Traversals insertion, and traversing in B tree Representation of Infix, Post- Fix and Prefix Expressions using Trees Introduction to Binary Search Trees: B trees, B+ trees, AVL Trees, Threaded Binary trees 43 Balanced Multi-way search trees, Implementation of Heap Sort Algorithm. Graphs: Basic Terminology, Definition of Undirected & Directed Graphs, Memory Representation of Graphs, Graph Traversals Algorithms: Breadth First and Depth First Minimum-Spanning Trees 15 Write a program to implement
16 45 Warshal Algorithm, deletion and traversing in B tree
17 Lesson Plan Name of the Faculty: Discipline: CSE Semester: 3 rd Subject: FOM(HS-201N) Lession Plan Duration: 15 weeks (from July 2018 to Dec, 2018) Work Load (Lecture/Practical) per week (In hours): Lectures-03 Week Theory Practical Lecture Day Topic (Including Assignment/Test) Practical Day Topic Meaning, Definition, nature, importance & 1 Functions of Management 2 Management as Art, Science& Profession 1 1 Business Objectives Management as social System Concepts of management-administration, Development of Management Thought- Scientific management Administrative Theory of Management Bureaucratic Organization Behavioral approach (Neo Classical Theory) 8 9 Human Relations Movement; Behavioral Science approach 3 10 Modern approach to management Systems approach 4 11 Business Environment Modern approach to management contingency approach. Planning: nature, purpose and functions,, planning process 5 14 types of plans 5 15 Strategies and Policies:
18 6 Concept of Corporate Strategy 16 formulation of strategy, Types of strategies Management by objectives (MBO) 19 SWOT analysis 7 7 Types of policies, principles of 20 formulation of policies Organizing: nature, importance, process, organization structure: 21 Line and Staff organization Delegation of Authority and responsibility Centralization and Decentralization Decision Making Process, Decision Making Models Departmentalization: Concept and Types (Project and Matrix) 9 26 formal & informal organizations Staffing: concept, process, features; manpower planning Job Analysis: concept and process Training and development Application /Uses of job Analyses Application /Uses of job Analyses Recruitment and selection: concept, process, sources of recruitment; performance appraisal Directing: Communication- nature, process, formal and informal, barriers to Effective Communication Theories of motivation-maslow, 33 Herzberg, McGregor Leadership concept and theories, Managerial Grid, Situational Leadership. Transactional and 34 Transformational Leadership 11
19 Controlling: concept, process, types, barriers to controlling, controlling Techniques: budgetary control, Return on investment, Controlling: concept, process, types, barriers to controlling, controlling Techniques: budgetary control, Return on investment, Leadership concept and theories, Managerial Grid, Situational Leadership. Transactional and Transformational Leadership Controlling: concept, process, types, barriers to controlling, controlling Techniques: budgetary control, Return on investment, Controlling: concept, process, types, barriers to controlling, controlling Techniques: budgetary control, Return on investment, 40 Stress Management Concept of Corporate Social Responsibility (CSR) and business ethics Functional aspects of business: Conceptual framework of functional areas of management- Finance; Marketing and Human Resources 43 Financial Objectives, Decisions & Sources of Finance Human Resource Development & Functions 15 Marketing Mix & Scope of 45 marketing
20 LESSON PLAN Name: Monika Discipline: Computer Science and Engineering Semester: 3rd Subject: Programming Language Lesson Plan Duration: 15 weeks (from Aug, 2018 to Nov, 2018) Work Load: Lectures-03 Week Lecture Day 1st 2nd 3rd 4th 5th Topic A brief history, Characteristics of a good programming language, Programming language translators compiler & interpreters Elementary data types data objects, variable & constants data types, Specification & Declarations implementation of elementary data types, 6th type checking & type conversions, 7th 8th 9th 10th 11th Assignment & initialization, Numeric data types enumerations, Booleans & characters. Syntax & Semantics: Introduction, general problem of describing syntax, formal method of describing syntax, 12th attribute grammar 13th 14th 15th 16th 17th 18th 19th 20th dynamic semantic Structured data objects & data types specification & implementation of structured data types, Declaration & type checking of data structure,vector & arrays, records,character strings, variable size data structures, Union, pointer & programmer defined data objects, sets, files. Evolution of data type concept abstraction, encapsulation information hiding, Subprograms,type definitions, abstract data types, 21st Implicit & explicit sequence control, 22nd sequence control within statement 23rd Subprogram sequence control: simple call return, 24th 25th 26th 27th Local data & local referencing environment, recursive subprograms, Theory Exception & exception handlers, co routines, sequence control.
21 LESSON PLAN Name: Monika Discipline: Computer Science and Engineering Semester: 3rd Subject: Programming Language Lesson Plan Duration: 15 weeks (from Aug, 2018 to Nov, 2018) Work Load: Lectures-03 Week Lecture Day 28th 29th Theory Topic Concurrency subprogram level concurrency, synchronization through semaphores 30th monitors & message passing 31st 32nd 33rd 34th Names & referencing environment, block structure, Shared data: dynamic & static scope. Parameter & parameter transmission schemes. 35th static & dynamic scope, 36th Major run time elements requiring storage, 37th 38th 39th 40th 41st 42nd 43rd 44th 45th programmer and system controlled storage management & phases Stack based storage management variable & fixed size elements Static storage management Heap storage management Heap storage management Introduction to procedural, non-procedural structured logical, functional
Bachelor of Technology (Computer Science & Engineering) Scheme of Studies/Examination Semester III
S. No. Bachelor of Technology (Computer Science & Engineering) Scheme of Studies/Examination Semester III Course No. Subject L:T:P Hours/Week Examination Schedule (Marks) Duration of Exam (Hrs) Major Test
More informationDIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.
DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development
More informationCS 101 Advanced Computer System Architecture 100 ( ) CS 102 Operating System 100 ( )
Syllabus for M.Sc. Computer Science Programme Semester I External/ Internal CS 101 Advanced Computer System Architecture 100 ( 75 + 25 ) CS 102 Operating System 100 ( 75 + 25 ) CS 103 Mathematical Foundation
More informationTEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I
TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3
More informationSIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN
SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA
More informationUnit 2. Unit 3. Unit 4
Course Objectives At the end of the course the student will be able to: 1. Differentiate database systems from traditional file systems by enumerating the features provided by database systems.. 2. Design
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD
More informationCOPYRIGHTED MATERIAL INDEX
INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input
More information(ii) Simplify and implement the following SOP function using NOR gates:
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be
More informationCOURSE: DATA STRUCTURES USING C & C++ CODE: 05BMCAR17161 CREDITS: 05
COURSE: DATA STRUCTURES USING C & C++ CODE: 05BMCAR17161 CREDITS: 05 Unit 1 : LINEAR DATA STRUCTURES Introduction - Abstract Data Types (ADT), Arrays and its representation Structures, Stack, Queue, Circular
More informationUNIVERSITY POLYTECHNIC B.I.T., MESRA, RANCHI. COURSE STRUCTURE (W.E.F Batch Students) (Total Unit 7.5) Sessional Unit Code. Theory Unit Course
COURSE STRUCTURE (W.E.F. 2011 Batch Students) (Total Unit 7.5) Course Theory Unit Course Sessional Unit Code Code DCP 4001 Data Structures 1.0 DCP 4002 Data Structures Lab. 0.5 DEC 4003 Electronics Circuits
More informationSARVEPALLI RADHAKRISHNAN UNIVERSITY, BHOPAL (M.P.) Scheme of Examination. First Semester-Master of Computer Application
Scheme of Examination First Semester-Master of Computer Application S.No Subject Subject Periods per Credits Maximum Marks Maximum Marks Total Code Name week (Theory Slot) (Practical Slot) Marks L T P
More information15CS53: DATABASE MANAGEMENT SYSTEM
15CS53: DATABASE MANAGEMENT SYSTEM Subject Code: 15CS53 I.A. Marks: 20 Hours/Week: 04 Exam Hours: 03 Total Hours: 56 Exam Marks: 80 Objectives of the Course: This course will enable students to Provide
More informationSRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR
SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : B.Sc CS Total Hours : 50 Subject Name : Digital Electronics
More informationHANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment
Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)
More informationSHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI
SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL
More informationUPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan
UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess
More informationWeek. Lecture Topic day (including assignment/test) 1 st 1 st Introduction to Module 1 st. Practical
Name of faculty: Gaurav Gambhir Discipline: Computer Science Semester: 6 th Subject: CSE 304 N - Essentials of Information Technology Lesson Plan Duration: 15 Weeks (from January, 2018 to April, 2018)
More informationInjntu.com Injntu.com Injntu.com R16
1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder
More informationCONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)
CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...
More informationDepartment of Computer Science University of Peshawar UNDERGTRADUATE CURRICULUM BCS
Department of Computer Science University of Peshawar UNDERGTRADUATE CURRICULUM BCS Code: BCS231 Credit Hours: 3 Digital Logic Design Numbering Systems a) Number Representation, Conversion, and Arithmetic
More informationSTRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING ON 2001 TO BE EFFECTIVE FROM THE ACADEMIC YEAR
STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING ON 2001 TO BE EFFECTIVE FROM THE ACADEMIC YEAR 2000-2001. MCA II SEMESTER Scheme of Evaluation Max. Marks Min. Marks to pass L P C Int. Ext.
More informationContact Hours / week: 4 Total hours: 64. Table of Contents Architecture 3 Data Modeling Using the Entity-
Govt. of Karnataka, Department of Technical Education Diploma in Information Science & Engineering Fourth Semester Subject: DATABASE MANAGEMENT SYSTEMS Contact Hours / week: 4 Total hours: 64 Table of
More informationDigital logic fundamentals. Question Bank. Unit I
Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative
More informationCOLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA
More informationBHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS
BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES
More informationB.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN
B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don
More informationFundamental of I.T. (c) Application of computer *************
Paper I Fundamental of I.T 1. What is an output device? Discuss the type of output device used in computer. 2. What is Secondary memory? Discuss the type of secondary memory used in computer. 3. Explain
More informationGARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04
GARDEN CITY UNIVERSITY Bachelor of Computer Applications SEMESTER- I Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04 Unit 1 Programming Basics 1.1 Introduction to Programming
More informationM S Ramaiah Institute of Technology Department of Computer Science And Engineering
M S Ramaiah Institute of Technology Department of Computer Science And Engineering COURSE DESIGN, DELIVERY AND ASSESMENT Semester: V Course Code: CS513 Course Name: Database systems Course Faculty: Sl#
More informationEND-TERM EXAMINATION
(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum
More informationComputer Science and Engineering
of UNDERGRADUATE DEGREE COURSE Computer Science and Engineering Rajasthan Technical University, Kota Effective from session: 0 09 CS-0: Advanced Engineering Mathematics Credit- L+0T+0P Max. Marks : 0 (IA:0,ETE:0)
More informationDATA STRUCTURES THROUGH C++
II Year I Semester DATA STRUCTURES THROUGH C++ L T P C 4 0 0 3 OBJECTIVES: To be familiar with basic techniques of object oriented principles and exception handling using C++ To be familiar with the concepts
More informationSemester: I Credits: 5. Category: MC No.of hrs/week: 5 CA PROGRAMMING IN C
Semester: I Credits: 5 Category: MC No.of hrs/week: 5 CA1505 - PROGRAMMING IN C Objective: This course aims at explaining the basic concepts of computers and an easy understanding of C Language by the
More informationUNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)
SUBJECT NAME: DIGITAL LOGIC CIRCUITS YEAR / SEM : II / III DEPARTMENT : EEE UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 1. What is variable mapping? 2. Name the two canonical forms for Boolean algebra.
More informationApplied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD]
Applied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD] EVALUATION SYSTEM Time Marks Theory Exam 3 Hrs. 100 Practical Exam Oral Exam Term Work Class Test (Two Test) 25 (each) SYLLABUS 1. Integration
More informationKING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT
KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class
More informationII/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.
Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic
More informationDepartment of Technical Education DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING. Fifth Semester. Subject: VHDL Programming
Department of Technical Education DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING Fifth Semester Subject: VHDL Programming Contact Hours/Week : 04 Contact Hours/Semester : 64 CONTENTS No. Of
More informationDeccan Education Society s FERGUSSON COLLEGE, PUNE (AUTONOMOUS) SYLLABUS UNDER AUTONOMY. FIRST YEAR B.Sc. COMPUTER SCIENCE SEMESTER I
Deccan Education Society s FERGUSSON COLLEGE, PUNE (AUTONOMOUS) SYLLABUS UNDER AUTONOMY FIRST YEAR B.Sc. COMPUTER SCIENCE SEMESTER I SYLLABUS OF COMPUTER SCIENCE Academic Year 2016-2017 Deccan Education
More informationSeth Jai Parkash Polytechnic, Damla
Seth Jai Parkash Polytechnic, Damla Name of the Faculty: Ms Richa Kharbanda Discipline: Computer Engg. Semester: 4 th Subject: DATA STRUCTURES USING C Lesson Plan Duration: 15 weeks (from January, 2018
More informationSRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF COMPUTING DEPARTMENT OF CSE COURSE PLAN
SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF COMPUTING DEPARTMENT OF CSE COURSE PLAN Course Code : CS0304 Course Title : Data Base Management Systems Semester : VI Course Time : Dec 2012-
More informationSCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f Scheme for B.Sc.-I. Semester-I. Internal Assessment
SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f. 2013-14 Scheme for B.Sc.-I Sr. No. Paper 1 Paper-I Computer And Programming Fundamentals Semester-I Internal Assessment
More informationDBMS Lesson Plan. Name of the faculty: Ms. Kavita. Discipline: CSE. Semester: IV (January-April 2018) Subject: DBMS (CSE 202-F)
DBMS Lesson Plan Name of the faculty: Ms. Kavita Discipline: CSE Semester: IV (January-April 2018) Subject: DBMS (CSE 202-F) Week No Lecture Day Topic (including assignment/test) 1 1 Introduction to Database
More informationDHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY
DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many
More information1) What is information system? Describe the basic concepts of information systems.
(DMSIT 01) ASSIGNMENT - 1, DEC - 2018. PAPER- I : BASICS OF 1) What is information system? Describe the basic concepts of information systems. 2) Discuss about input and output technologies of computer
More information5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register
General Concepts 1. (a) What are combinational circuits? (b) Perform the following: (i) Convert (0.5625) 10 = ( ) 2 (ii) (010010) 2 (100011) 2 = ( ) 2 2. (a) Using truth table prove that A B= A+ B (b)
More informationVALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY & COMPUTER SCIENCE AND ENGINEERING QUESTION BANK II SEMESTER CS6201- DIGITAL PRINCIPLE AND SYSTEM DESIGN
More informationPGDCA SEMESTER-I PGDCA 101: PC SOFTWARE: Unit-1: Introduction
PGDCA SEMESTER-I PGDCA 101: PC SOFTWARE: - Introduction to personal computer Concept of hardware & software, program, data processing, classification of PC software, Computer Applications. - Overview of
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL
More informationDIGITAL ELECTRONICS. Vayu Education of India
DIGITAL ELECTRONICS ARUN RANA Assistant Professor Department of Electronics & Communication Engineering Doon Valley Institute of Engineering & Technology Karnal, Haryana (An ISO 9001:2008 ) Vayu Education
More informationB.C.A DATA BASE MANAGEMENT SYSTEM MODULE SPECIFICATION SHEET. Course Outline
B.C.A 2017-18 DATA BASE MANAGEMENT SYSTEM Course Outline MODULE SPECIFICATION SHEET This course introduces the fundamental concepts necessary for designing, using and implementing database systems and
More informationJAVA PROGRAMMING. Unit-3 :Creating Gui Using The Abstract Windowing Toolkit:
JAVA PROGRAMMING UNIT-1: Introduction To Java, Getting Started With Java, Applets And Application, Creating A Java Application, Creating A Java Applets, Object Oriented Programming In Java, Object And
More informationR10. II B. Tech I Semester, Supplementary Examinations, May
SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31
More informationCourse Name: B.Tech. 3 th Sem. No of hours allotted to complete the syllabi: 44 Hours No of hours allotted per week: 3 Hours. Planned.
Course Name: B.Tech. 3 th Sem. Subject: Data Structures No of hours allotted to complete the syllabi: 44 Hours No of hours allotted per week: 3 Hours Paper Code: ETCS-209 Topic Details No of Hours Planned
More informationSECOND SEMESTER BCA : Syllabus Copy
BCA203T: DATA STRUCTURES SECOND SEMESTER BCA : Syllabus Copy Unit-I Introduction and Overview: Definition, Elementary data organization, Data Structures, data structures operations, Abstract data types,
More informationB.Sc II Year Computer Science (Optional)
Swami Ramanand Teerth Marathwad University, Nanded B.Sc II Year Computer Science (Optional) (Semester Pattern) ( W.E.F. June 2010) Paper No VI VII Paper Title Digital Electronics & 8085 Microprocessor
More informationSUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3
UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented
More informationNADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni
NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationwww.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL
More informationCS/IT DIGITAL LOGIC DESIGN
CS/IT 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester CS/IT DIGITAL LOGIC DESIGN Time: Three Hours 1. a) Flip-Flop Answer
More informationLOGIC AND DISCRETE MATHEMATICS
LOGIC AND DISCRETE MATHEMATICS A Computer Science Perspective WINFRIED KARL GRASSMANN Department of Computer Science University of Saskatchewan JEAN-PAUL TREMBLAY Department of Computer Science University
More informationVALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Academic Year 2018 19 III SEMESTER CS8351-DIGITAL PRINCIPLES AND SYSTEM DESIGN Regulation
More informationSardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002
Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002 2 Practicals per week External marks :80 Internal Marks : 40 Total Marks :120 University
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : DIGITAL LOGIC DESISN Code : AEC020 Class : B Tech III Semester
More informationKumaun University Nainital Proposed Syllabus for B. Sc. Semester program to be implemented from session Subject: Computer Science
Kumaun University Nainital Proposed Syllabus for B. Sc. Semester program to be implemented from session 2016-17 Subject: Computer Science Semester system course structure: 1. The course work shall be divided
More informationFundamentals of Discrete Mathematical Structures
Fundamentals of Discrete Mathematical Structures THIRD EDITION K.R. Chowdhary Campus Director JIET School of Engineering and Technology for Girls Jodhpur Delhi-110092 2015 FUNDAMENTALS OF DISCRETE MATHEMATICAL
More informationM.Sc. (Computer Science) I Year Assignments for May Paper I DATA STRUCTURES Assignment I
Paper I DATA STRUCTURES (DMCS 01) 1. Explain in detail about the overview of Data structures. 2. Explain circular linked list and double-linked list. 3. Explain CPU scheduling in Multiprogramming Environment.
More informationR07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April
SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions
More informationKurukshetra Institute of Technology & Management, Kurukshetra
Course Plan (B. Tech rd Semester-CSE ) Course No : CSE-07 N L T P TOTAL Course Title : Digital Electronics 1 - Name of Teacher: Er. Nikhil Aggarwal Theory: 75, Sessional: 5 S. No. Topic Contents for First
More informationGuru Jambheshwar University of Science & Technology, Hisar Scheme for Theory + Practical Based Subjects
Guru Jambheshwar University of Science & Technology, Hisar Scheme for Theory + Practical Based Subjects Guidelines for Scheme of examination of UG Course Computer Science-B.A. Pass course (under semester
More informationSIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : STLD(16EC402) Year & Sem: II-B.Tech & I-Sem Course & Branch: B.Tech
More informationSYLLABUS FOR 3-YEAR B.Sc. (GENERAL) COURSE IN COMPUTER SCIENCE [To be effective from academic year and onwards] PART I
SYLLABUS FOR 3-YEAR B.Sc. (GENERAL) COURSE IN COMPUTER SCIENCE [To be effective from academic year 2005-2006 and onwards] PAPER I (Theory, Full Marks: 100) PART I 1.1 COMPUTER FUNDAMENTALS [25] 1.1.1 Introduction
More informationR.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai
L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai- 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT - I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean
More informationBachelor in Computer Application (BCA)
Bachelor in Computer Application (BCA) INTODUCTION TO INFORMATION TECHNOLOGY Computer Fundamentals: Block structure of a computer, characteristics of computers, generation of computers, and classification
More informationMATHEMATICAL STRUCTURES FOR COMPUTER SCIENCE
MATHEMATICAL STRUCTURES FOR COMPUTER SCIENCE A Modern Approach to Discrete Mathematics SIXTH EDITION Judith L. Gersting University of Hawaii at Hilo W. H. Freeman and Company New York Preface Note to the
More informationR a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method
SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What
More informationSt.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad
St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of
More informationKrantiguru Shyamji Krishna Verma Kachchh University, Bhuj Master of Science (Computer Applications & Information Technology) Semester: II
Paper Code: CCCS205 Total Credit : 4 Title of Paper: ntroduction to Data Structure and Algorithm Unit Description Weighting ntroduction Variables, Data Types, Data Structures, Abstract Data Types (ADTs)
More informationCourse Title: Digital Logic Course no: CSC-151 Full Marks: 70+10+20 Credit hours: 3 Pass Marks: 28+4+8 Nature of course: Theory (3 Hrs.) + Lab (3 Hrs.) Course Synopsis: General concepts to be used in the
More informationLesson Plan for Even semester
Lesson Plan for Even semester Govt. Polytechnic, Ambala City Name of e Faculty: Discipline: Semester: Subject: Sh. Munish Gupta (Theory + Pract.) & Dr. Surender Kumar (Practical) Computer Engg. 4 DATA
More informationii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034
No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)
More informationDEPARTMENT OF COMPUTER APPLICATIONS B.C.A. - FIRST YEAR ( REGULATION) SECOND SEMESTER LESSON PLAN SRM INSTITUTE OF SCIENCE AND TECHNOLOGY
DEPARTMENT OF COMPUTER APPLICATIONS B.C.A. - FIRST YEAR (2015-2016 REGULATION) SECOND SEMESTER LESSON PLAN SRM INSTITUTE OF SCIENCE AND TECHNOLOGY FACULTY OF SCIENCE AND HUMANITIES SRM NAGAR, KATTANKULATHUR
More informationCode No: 07A3EC03 Set No. 1
Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,
More informationMGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?
MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the
More informationRizvi College of Arts, Science & Commerce Bandra (W), Mumbai Teaching Plan Academic Year
Academic Year 17-18 Subject: Communication Skills Faculty: SHABANA ANSARI Class : F.Y.B.Sc. (IT) SEM-1 JUNE The Seven Cs of Effective Communication: Completeness, Conciseness, Consideration, Concreteness,
More informationCOURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY TO BE EFFECTIVE FROM THE ACADEMIC YEAR
COURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY- 2000 TO BE EFFECTIVE FROM THE ACADEMIC YEAR 2000-2001 MCA SEMESTER -1 Scheme of evaluation Max. Marks Min. Marks to
More informationCONTENTS Equivalence Classes Partition Intersection of Equivalence Relations Example Example Isomorphis
Contents Chapter 1. Relations 8 1. Relations and Their Properties 8 1.1. Definition of a Relation 8 1.2. Directed Graphs 9 1.3. Representing Relations with Matrices 10 1.4. Example 1.4.1 10 1.5. Inverse
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500043 Course Name : DIGITAL LOGIC DESISN Course Code : AEC020 Class : B Tech III Semester Branch : CSE Academic Year : 2018 2019
More informationLesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta
Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta Discipline: Department: Semester: Subject: Data Communication Lesson Plan Duration: 15 weeks ( from July, 2018 to Dec., 2018) **Work load (Lecture
More informationPrinciples of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.
Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)
More information(DMCA101) M.C.A. DEGREE EXAMINATION, MAY First Year INFORMATION TECHNOLOGY
(DMCA101) M.C.A. DEGREE EXAMINATION, MAY - 2017 First Year INFORMATION TECHNOLOGY Time : 3 Hours Maximum Marks : 70 SECTION - A (3 15 = 45) Answer any three of the following Q1) Discuss business pressures
More informationSUBJECT: INFORMATION TECHNOLOGY
NOTICE DATED: 02.02.2017 The syllabus for conducting Written Test [Multiple Choice Questions (MCQs)] in Information Technology for the posts of Lecturer (10+2) in School Education Department is notified
More informationPART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).
II B. Tech II Semester Regular Examinations, May/June 2015 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A
More informationDigital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition
Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Table of Contents 1. Introduction to Digital Logic 1 1.1 Background 1 1.2 Digital Logic 5 1.3 Verilog 8 2. Basic Logic Gates 9
More informationANDHRA MAHILA SABHA ARTS & SCIENCE COLLEGE FOR WOMEN (AUTONOMOUS), NAAC Accredited O.U. CAMPUS, HYDERABAD.
ANDHRA MAHILA SABHA ARTS & SCIENCE COLLEGE FOR WOMEN (AUTONOMOUS), NAAC Accredited O.U. CAMPUS, HYDERABAD. Ist Year I Semester Programming in C Subject Code: Csc 101 Instruction 4 Hrs/ Week Duration of
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More information