WEB-BASED ACCESS TO EDUCATIONAL PROTOTYPING BOARDS USED IN INSTRUMENTATION LABORATORY

Size: px
Start display at page:

Download "WEB-BASED ACCESS TO EDUCATIONAL PROTOTYPING BOARDS USED IN INSTRUMENTATION LABORATORY"

Transcription

1 WEB-BASED ACCESS TO EDUCATIONAL PROTOTYPING BOARDS USED IN INSTRUMENTATION LABORATORY C.G. Haba, L.Breniuc "Gh.Asachi" Technical University of Iaşi, Iaşi, Romania Abstract: We present a set of web-based tools permitting remote configuration and test of hardware-software instrumentation applications implemented using an XESS XS40-010XL prototyping board (XSB). The tools denoted as Remote XSTools (RXST) provide a set of webbased interfaces to the XESS XSTools. Using RXST students have access to the XSB which is equipped with a XILINX XC4010XL FPGA and an 8031 microcontroller (µc)[1]. They can configure the FPGA to implement different digital designs and test their operation by sending stimuli and getting back visual information about the status of the outputs. Keywords: remote laboratory, distance learning, education in measurement 1 INTRODUCTION Rapid technological development challenges education by providing increased opportunities. However, they can be of great help in developing of modern educational tools, designed for local access or web-delivery [2,3]. These tools can provide interactivity and animation offering a flexible, faster and friendlier learning. The increased use of computers into laboratory brought important benefits among which we point: out-of-class assignments, extending to use of the computers in the classroom and to making the computer an integral part of the educational process (replacement of traditional laboratories with virtual or remote laboratories). We have created a set of web-based tools allowing the remote configuration of the XSB in order to allow student to implement and test simple digital hardware-software instrumentation applications out of laboratory. RXST provide a set of web-based interfaces for the XESS XSTools providing similar look and functionality. Using RXST, students can configure the FPGA to implement different digital designs and test their operation by sending stimuli and getting back visual information about the state of outputs. Mixed hardware-software designs can be experimented remotely by partitioning the application into modules that are either hardware implemented (FPGA) or software implemented as a program loaded into the memory of the µc. 2 EQUIPMENT AND SOFTWARE The central focus of the laboratory is to teach digital measurements and measurement microsystems and has the necessary equipment to support multiple sets of student experiments. The laboratory equipment used consists of: PC Pentium computers, XESS XS version 1.4 development boards, XESS XS40-010XL version 1.4 development boards, 8051 microcontroller-based development systems, digital multimeters, oscilloscopes, signal generators, power supplies. The XESS XS40-010XL and XESS XS are development boards each one including: 8031 microcontroller, 32/128 Kbytes SRAM, 100 MHz programmable oscillator, parallel port, mouse/keyboard PS/2 port, VGA monitor port, 7-segment LED, 84-pin breadboard interface, serial EEPROM socket, 9V DC power jack and 5V / 3.3V regulators. The two boards differ in the Xilinx programmable integrated circuit mounted in the 84-pin socket, i.e. the XC4010XL FPGA or the XC95108 CPLD respectively. For our set of remote tools, we have allocated one PC, one XS40-010XL board and one µc based development board. Student laboratory works require some software tools for their successful completion. Software installed on the computers to be used with systems includes: Xilinx Foundation [4]; Xess XSTools [5]; Franklin Software for programming the 8031/51 µc.

2 XESS XSTools consists of additional software for the XSB with four components: xsload for uploading the configuration file to the FPGA and the program file for the µc; xsport for applying signals to the XSB using the parallel port; xstest for testing if the XSB is well functioning; xssetclk for setting the frequency of the on board programmable oscillator. If the Windows OS is available, students may use GXSTools which are the correspondent to the XSTools commands providing a Windows (graphical) interface. GXSTools consists of gxsload, gxstest, gxsport and gxssetclk respectively (Fig.1). For the web based applications we have configured a PC with RedHat Linux version 7.0 and installed the Apache v HTTP server. a) b) c) d) Fig.1. The GXSTools: a)gxstest, b) gxssetclk, c) gxsport, d) gxsload. 3 IMPLEMENTATION We are developing our tools in order to work on a network architecture like the one depicted in Fig.2. For the moment, the web server and the instrument configuration and control software are run on the same computer. Web Server Client Web browser Web Server Client Web browser Instrument control Internet Instrument control Internet Parallel cable Serial cable. Database Parallel cable. Database XSBoard uc Board XSBoard Serial cable Fig.2. XSBoard connection to the network: a) feedback through µc; b) direct feedback. The system works as follows: The user accesses the RXST web page. One has the possibility to choose one of the tools: RXSTest, RXSSetclk, RXSLoad and RXSPort (most often will be the last two ones). Accordingly, student's browser will load the corresponding html form. In order to upload configuration files into the XSB the user will use the RXSLoad form (Fig.2b). One must provide the configuration.bit file for the FPGA and the.hex file containing the program for the 8051 µc from their local machine. This is a two step process. First, the user will select his.bit

3 and/or the.hex file from his local machine using a file selection dialog and upload them to the remote server. In case of a successful uploading the server will return a new RXSLoad form. Fig.3. RXSLoad Html form for remote downloading the configuration of FPGA and the program for the 8031 µc. Fig.4. RXSPort Html form for remote sending stimuli to the XSB and visualizing the change in the seven-segment LED status.

4 This new form differs from the previous one by a message indicating the name of the files which had been successfully uploaded. The file names also appear in the corresponding text fields of the form. The user can now configure the downloading parameters (board type, parallel port, file format, etc.) and post the form to a CGI script on the web server by pressing the LOAD button. The script will run XESS xsload program with the uploaded files and the posted parameters. The user will get back the RXSPort html form by which he can send stimuli to the XSB. The browser window containing the RXSPort form also contains the image of the XSB. The presence on the XSB of the 7-segment LED was thought to permit the visualization of the operation of the implemented project if, by design, all or some of the outputs are connected to the segments of the display. Similarly, in our remote tools, we have to make in such a way that if a change occurs in the status of any of the led segment, this will also be reflected in the browser window showing the XSB. In order to achieve this capability we have provided two solutions. In the first one (Fig.2a), signals driving the seven LED segments are read by an 8051µC based system and sent to the computer via a serial connection. The seven led segments are connected to the pins P1.0 - P1.7 of the 8051 µc. When the µc receives on the serial line the character "r" (which means read), it reads port P1 and sends back on the serial line the result. A CGI script implementing the XSB view reads the serial port and changes the color of the segments in the view accordingly. In this way, students can use both the FPGA and µc on the XSB, without supplementary restrictions to those given in the XSB manual. The second solution uses the µc on the XSB and some extra circuitry for sending the status of the LED segments via the serial connection (Fig.2b). This solution save the extra µc system but imposes additional restrictions to the implemented design. Fig.5. Implementation of a 7-segment LED driver. In Fig.5 is depicted the schematic of an application circuit implemented on the XSB that allows us to activate the segments of the 7-segment LED by applying the corresponding binary

5 inputs using the RXSPort. The schematic consists of two parts: a) interconnection part - contains the circuitry which provides the interconnection between the µc and the RAM memory where the µc program is stored. In Fig.5, a dashed line delimits this part of circuitry. b) user application part - contains the circuitry implementing user application. In the interconnection part we can first distinguish the interconnection between the PC parallel port and the FPGA (inputs PC_D[7,0] and internal signals PC_D_IN0 PC_D_IN7). These signals are used to reset the µc (PC_D_IN0) and for sending test signals to the studied circuit (PC_D_IN1-PC_D_IN3). The upper byte A[15,8] of the RAM address is also used for selecting the application implemented in the FPGA. The XSB v.1.4 has a 128kB RAM memory, only 32kB are used for program code and data. The lower byte A[7,0] of the RAM address is multiplexed with data. The addresses A[7,0] are obtained with signal ALE_IN and register OFD8. The FPGA also receives from the µc signals CLK(clock), ALE (demultiplexes addresses and data, ADDRESS LATCH), RD_ (read signal, READ), WR_ (write signal, WRITE), PSEN (program memory selection, PROGRAM SELECT ENABLE). In order to see the RAM as both data and program memory we AND signals RD_ and PSEN_. The µc receives from the FPGA the signals RST (reset µc), CE_=A_IN15 (validation of 32kB RAM between hexadecimal addresses FFFH, OE_ (validation reading RAM memory - A16 is connected to ground so we select 64kB of RAM. The memory space FFFFH is reserved for application implemented in FPGA. The validation for reading buffer D_DRV is obtained using signals RD_ and the selection signal of address FxxxH. In our example, the user application part implements a 7-segment LED driver using a 3- to 8- line decoder/demultiplexer with active-low outputs and three enables. The three binary inputs are connected to the parallel port lines PC_D3-PC_D1 which can be toggled using the RXSPORT tool. Each of the first seven binary combinations corresponds and activates one of the seven led segments whereas the last one corresponds to the decimal point. Because the decimal point is not used on the XSB, application of the last combination has no effect. The system clock is generated be the on board 100MHz programmable oscillator. In our implementation, the oscillator is set to 10MHz so the only transfer rate we can use for the serial link is 2400 bauds. 4 DISCUSION The interfaces were designed in such a manner that they look very similar to the interface windows of the graphical versions of XST (compare Fig.1, 3 and 4). In this way, the use of RXST will be familiar to those working with the original GXSTools. We are studying different variants of our system where, the communication between the PC and the XSB will be made only through one communication port, either the serial or the parallel one. These systems bring the advantage of saving one communication port but have other drawbacks. In this first version of RXST the user is restricted to the visualization of maximum seven outputs, in the same way students are when using the XSB for implementing and testing simple designs. The system can be extended so more than seven outputs can be observed. The graphical interface should be changed accordingly. For the implementation in Fig.2a the outputs will be connected to the XSB pins. In order for the µc to read these outputs, its port lines will be hardwired to the corresponding XSB pins. In the second implementation (Fig.2b) the connections are made internally. This brings the advantage that the user can not only observe the design outputs but also can define and observe other test points in the circuit.

6 The interconnection part can be implemented as a macro and inserted in the standard library of the Xilinx Foundation schematic editor. The user will only have to take care of inserting this macro in his design, analyze and eliminate possible conflicts resulting in multiple allocation of FPGA pins. Both set-ups offer students the possibility to replay or continue their experiments, imagine and test new experiments outside the laboratory. This set of tools gives them the opportunity to test digital and mixed hardware-software design using this set of tools that lies between real testing and simulation. 5 CONCLUSION We have presented our work aiming to design efficient tools for long-distance education. Using RXST, students outside the laboratory can replay or continue their laboratory experiments using a remote computer with Internet access. Further work will seek to enhance the possibility of observing the operation of the implemented design by increasing the number of feed-backed signals from the XSB. Several issues remain still to be addressed in order to optimize and provide shared and secure access to the XSB. 6 AKNOWLEDGEMENTS The authors greatly acknowledge Xilinx Inc for donating to our faculty the XS Boards and the Xilinx Foundation software used in this laboratory. Xilinx and Foundation are trademarks of Xilinx, Inc. All XC-prefix product designations are trademarks of Xilinx, Inc. All XS-prefix product designations are trademarks of XESS Corp. Franklin Software is a trademark of Franklin Software Inc. REFERENCES 1. D. Van den Bout, "The Practical Xilinx Design Lab Book", Prentice Hall, B.Aktan, C.A.Bohus, L.A.Crowl, M.H. Shor, "Distance Learning Applied to Control Engineering Laboratories", IEEE Trans Education, vol. 39, no. 3., pp , C. McCormack, D. Jones, "Web-Based Education" System, John Wiley &Sons Inc., ***, "Foundation Series Quick Start Guide 1.5" , Xilinx Inc., San Jose, California, ***, "XSTOOLs V4.0 User Manual. GUI-Based and Command Line-Based XS Board Utilities", X Engineering Software Systems Corporation

7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29,

7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29, 7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29, 2 0 0 4 E-EVALUATION OF PROTOTYPING BOARDS Cristian-Gyozo HABA Vasile BAHRIN "Gheorghe Asachi"

More information

How to install, test, and use your new XS40 or XSP Board

How to install, test, and use your new XS40 or XSP Board 2608 Sweetgum Drive Apex NC 27502 Toll-free: 800-549-9377 International: 919-387-0076 FAX: 919-387-1302 XS40, XSP Board V1.4 User Manual How to install, test, and use your new XS40 or XSP Board RELEASE

More information

This chapter introduces you to the design and test of microcontroller + FPLD designs using the XS40 and XS95 Boards.

This chapter introduces you to the design and test of microcontroller + FPLD designs using the XS40 and XS95 Boards. 1 Microcontroller+FPLD Designs This chapter introduces you to the design and test of microcontroller + FPLD designs using the XS40 and XS95 Boards. The material presented in this addendum assumes you are

More information

XS40 and XS95 Board Manual

XS40 and XS95 Board Manual XS40 and XS95 Board Manual XESS Corporation Copyright 1997 by X Engineering Software Systems Corporation. WebLINX, the WebLINX logo, XACT, XC2064, XC3090, XC4005, and XC-DS-501 are registered trademarks

More information

Digital Circuit Design Using Xilinx ISE Tools

Digital Circuit Design Using Xilinx ISE Tools Digital Circuit Design Using Xilinx ISE Tools Poras T. Balsara and Prashant Vallur Table of Contents 1. Introduction 2. Programmable logic devices: FPGA and CPLD 3. Creating a new project in Xilinx Foundation

More information

Tutorial: Working with Verilog and the Xilinx FPGA in ISE 9.2i

Tutorial: Working with Verilog and the Xilinx FPGA in ISE 9.2i Tutorial: Working with Verilog and the Xilinx FPGA in ISE 9.2i This tutorial will show you how to: Use Verilog to specify a design Simulate that Verilog design Define pin constraints for the FPGA (.ucf

More information

Physics 623. Programmable Gate Array Experiment Nov. 30, 2006

Physics 623. Programmable Gate Array Experiment Nov. 30, 2006 Physics 623 Programmable Gate Array Experiment Nov. 30, 2006 1 The Goal of This Experiment You will design a small digital circuit, download the design to a Field Programmable Gate Array (FPGA) I, and

More information

Using XILINX WebPACK Software to Create CPLD Designs

Using XILINX WebPACK Software to Create CPLD Designs Introduction to WebPACK Using XILINX WebPACK Software to Create CPLD Designs RELEASE DATE: 10/24/1999 All XS-prefix product designations are trademarks of XESS Corp. All XC-prefix product designations

More information

Physics 623. FPGA I Construction of a Synchronous Counter Aug. 4, 2008

Physics 623. FPGA I Construction of a Synchronous Counter Aug. 4, 2008 Physics 623 FPGA I onstruction of a Synchronous ounter Aug. 4, 2008 1 The Goal of This Experiment You will design a small digital circuit, download the design to a Field Programmable Gate Array (FPGA)

More information

Getting Started with Xilinx Design Tools and the XS 40 Prototyping Platform-- a User s Guide *

Getting Started with Xilinx Design Tools and the XS 40 Prototyping Platform-- a User s Guide * Getting Started with Xilinx Design Tools and the XS 40 Prototyping Platform-- a User s Guide * B. Earl Wells Sin Ming Loo by Electrical and Computer Engineering Department University of Alabama in Huntsville

More information

XSA Board V1.0 User Manual

XSA Board V1.0 User Manual 2608 Sweetgum Drive Apex NC 27502 Toll-free: 800-549-9377 International: 919-387-0076 FAX: 919-387-1302 XSA Board V1.0 User Manual How to install, test, and use your new XSA Board RELEASE DATE: 12/15/2001

More information

Animation of a VHDL model in Modelsim using Tcl/Tk

Animation of a VHDL model in Modelsim using Tcl/Tk Animation of a VHDL model in Modelsim using Tcl/Tk David Sullins and Hardy J. Pottinger Department of Electrical and Computer Engineering University of Missouri - Rolla Abstract Visualization of the operation

More information

Introduction to WebPACK 4.1 for CPLDs. Using Xilinx WebPACK Software to Create CPLD Designs for the XS95 Board

Introduction to WebPACK 4.1 for CPLDs. Using Xilinx WebPACK Software to Create CPLD Designs for the XS95 Board Introduction to WebPACK 4.1 for CPLDs Using Xilinx WebPACK Software to Create CPLD Designs for the XS95 Board Release date: 10/29/2001 All XS-prefix product designations are trademarks of XESS Corp. All

More information

2001 by X Engineering Software Systems Corp., Apex, North Carolina 27502

2001 by X Engineering Software Systems Corp., Apex, North Carolina 27502 2001 by X Engineering Software Systems Corp., Apex, North Carolina 27502 All rights reserved. No part of this text may be reproduced, in any form or by any means, without permission in writing from the

More information

An FPGA Project for use in a Digital Logic Course

An FPGA Project for use in a Digital Logic Course Session 3226 An FPGA Project for use in a Digital Logic Course Daniel C. Gray, Thomas D. Wagner United States Military Academy Abstract The Digital Computer Logic Course offered at the United States Military

More information

XSA Board V1.1, V1.2 User Manual

XSA Board V1.1, V1.2 User Manual 2501-B Ten Ten Road Apex NC 27502 Toll-free: 800-549-9377 International: 919-303-2883 FAX: 919-303-2884 XSA Board V1.1, V1.2 User Manual How to install, test, and use your new XSA Board RELEASE DATE: 5/6/2002

More information

Introduction to WebPACK 3.1. Using XILINX WebPACK Software to Create CPLD Designs

Introduction to WebPACK 3.1. Using XILINX WebPACK Software to Create CPLD Designs Introduction to WebPACK 3.1 Using XILINX WebPACK Software to Create CPLD Designs RELEASE DATE: 8/28/2000 All XS-prefix product designations are trademarks of XESS Corp. All XC-prefix product designations

More information

Introduction to WebPACK 4.1 for FPGAs. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

Introduction to WebPACK 4.1 for FPGAs. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Introduction to WebPACK 4.1 for FPGAs Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Release date: 10/29/2001 All XS-prefix product designations are trademarks of XESS Corp. All

More information

Introduction to WebPACK 6.3. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

Introduction to WebPACK 6.3. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Introduction to WebPACK 6.3 Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Release date: 1/1/2005 2005 by XESS Corp. All XS-prefix product designations are trademarks of XESS Corp.

More information

Introduction to WebPACK 6.1. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

Introduction to WebPACK 6.1. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Introduction to WebPACK 6.1 Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Release date: 10/30/2003 All XS-prefix product designations are trademarks of XESS Corp. All XC-prefix

More information

Introduction to WebPACK 5.2 for FPGAs. Using Xilinx WebPACK Software to Create FPGA Designs for the XSB-300E Board

Introduction to WebPACK 5.2 for FPGAs. Using Xilinx WebPACK Software to Create FPGA Designs for the XSB-300E Board Introduction to WebPACK 5.2 for FPGAs Using Xilinx WebPACK Software to Create FPGA Designs for the XSB-300E Board Release date: 10/27/2003 All XS-prefix product designations are trademarks of XESS Corp.

More information

Digital Electronics & Computer Engineering (E85)

Digital Electronics & Computer Engineering (E85) Digital Electronics & Computer Engineering (E85) Lab 4: Thunderbird Turn Signal Introduction In this lab, you will design a finite state machine to control the taillights of a 1965 Ford Thunderbird 1 and

More information

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit

More information

Teaching Computer Architecture with FPGA Soft Processors

Teaching Computer Architecture with FPGA Soft Processors Teaching Computer Architecture with FPGA Soft Processors Dr. Andrew Strelzoff 1 Abstract Computer Architecture has traditionally been taught to Computer Science students using simulation. Students develop

More information

Introduction to WebPACK 8.1. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

Introduction to WebPACK 8.1. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Introduction to WebPACK 8.1 Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board Release date: 5/16/2005 2006 by XESS Corp. All XS-prefix product designations are trademarks of XESS

More information

Laboratory Memory Components

Laboratory Memory Components Laboratory 3 3. Memory Components 3.1 Objectives Design, implement and test Register File Read only Memories ROMs Random Access Memories RAMs Familiarize the students with Xilinx ISE WebPack Xilinx Synthesis

More information

Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11. Ver. 1.0web

Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11. Ver. 1.0web For XILINX WebPack Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11 Ver. 1.0web 1 Table of Contents 1.0 INTRODUCTION...3 2.0 GENERAL DESCRIPTION...5 3.0 BRIEF DESCRIPTION Of PLDT-3 BOARD...6

More information

University of Alexandria Faculty of Engineering Division of Communications & Electronics

University of Alexandria Faculty of Engineering Division of Communications & Electronics University of Alexandria Faculty of Engineering Division of Communications & Electronics Subject Name: Microprocessors Lecturer: Dr. Mohammed Morsy Academic Year: 2012 2013 Assistants: Eng. Ahmed Bedewy

More information

ECE 436 Laboratory 4 TARGETING THE XESS PROTO-BOARD AND PHYSICAL TESTING WITH A LOGIC ANALYZER

ECE 436 Laboratory 4 TARGETING THE XESS PROTO-BOARD AND PHYSICAL TESTING WITH A LOGIC ANALYZER ECE 436 Laboratory 4 TARGETING THE XESS PROTO-BOARD AND PHYSICAL TESTING WITH A LOGIC ANALYZER Description: For this laboratory, you will be learning how to constrain your design to FPGA pins, generate

More information

8051 Interfacing: Address Map Generation

8051 Interfacing: Address Map Generation 85 Interfacing: Address Map Generation EE438 Fall2 Class 6 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas 85 Interfacing Address Mapping Use address bus and

More information

Hardware Resources in Digital Systems Teaching

Hardware Resources in Digital Systems Teaching Hardware Resources in Digital Systems Teaching Yimin Xie, David Wong and Yinan Kong Department of Physics and Engineering Macquarie University Sydney, NSW 2109, Australia ABSTRACT This paper provides an

More information

EECS 270 Laboratory Overview

EECS 270 Laboratory Overview EECS 270 Laboratory Overview Acknowledgments During the summer of 1999, the EECS 270 laboratory was re-tooled to use advanced field-programmable logic chips and boards along with associated PC-based design

More information

ECE 491 Laboratory 1 Introducing FPGA Design with Verilog September 6, 2004

ECE 491 Laboratory 1 Introducing FPGA Design with Verilog September 6, 2004 Goals ECE 491 Laboratory 1 Introducing FPGA Design with Verilog September 6, 2004 1. To review the use of Verilog for combinational logic design. 2. To become familiar with using the Xilinx ISE software

More information

Development of a Java2-based Tutorial Binary Calculator for the Instruction of Binary Arithmetic

Development of a Java2-based Tutorial Binary Calculator for the Instruction of Binary Arithmetic Development of a Java2-based Tutorial Binary Calculator for the Instruction of Binary Arithmetic Gerard N. Foster Purdue University, School of Technology, Kokomo, Indiana Session 2793 Abstract This paper

More information

Parallel Cable III Emulator for the XSB-300E Board

Parallel Cable III Emulator for the XSB-300E Board Parallel Cable III Emulator for the XSB-300E Board October 4, 2003 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9572XL CPLD on the XSB-300E

More information

Laboratory 1 Introduction to the Arduino boards

Laboratory 1 Introduction to the Arduino boards Laboratory 1 Introduction to the Arduino boards The set of Arduino development tools include µc (microcontroller) boards, accessories (peripheral modules, components etc.) and open source software tools

More information

Menu. word size # of words byte = 8 bits

Menu. word size # of words byte = 8 bits Menu LSI Components >Random Access Memory (RAM) Static RAM (SRAM) Dynamic RAM (DRAM) Read-Only Memory (ROM) Look into my... See figures from Lam text on web: RAM_ROM_ch6.pdf 1 It can be thought of as 1

More information

Trends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India

Trends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India Trends in Prototyping Systems ni logic Pvt. Ltd., Pune, India Focus of design dept. Electronic system & Flow Design problems Educating design Prototype USDP Features Applications Conclusion Agenda Faster

More information

Parallel Cable III Emulator for the XSV Board

Parallel Cable III Emulator for the XSV Board Parallel Cable III Emulator for the XSV Board June 1, 2002 (Version 1.1) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC95108 CPLD on the XSV Board so its

More information

Typical applications where a CPLD may be the best design approach:

Typical applications where a CPLD may be the best design approach: By: Carlos Barberis, dba Bartek Technologies Description of Bartek s CPLD1 development board. For some of us CPLD s are familiar devices and for others just another acronym in the electronic device industry.

More information

XuLA Manual. How to install, test and use your new FPGA board

XuLA Manual. How to install, test and use your new FPGA board How to install, test and use your new FPGA board XESS is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs to operate on, or interface

More information

MT2 Introduction Embedded Systems. MT2.1 Mechatronic systems

MT2 Introduction Embedded Systems. MT2.1 Mechatronic systems MT2 Introduction Embedded Systems MT2.1 Mechatronic systems Mechatronics is the synergistic integration of mechanical engineering, with electronics and intelligent computer control in the design and manufacturing

More information

The Microcontroller Idea Book

The Microcontroller Idea Book The following material is excerpted from: The Microcontroller Idea Book Circuits, Programs, & Applications featuring the 8052-BASIC Microcontroller by Jan Axelson copyright 1994, 1997 by Jan Axelson ISBN

More information

Adding PC Connectivity to the MTS-88 Microcomputer Teaching. Omar Walid Abdul-Wahab, Wameedh Nazar Flayyih. System

Adding PC Connectivity to the MTS-88 Microcomputer Teaching. Omar Walid Abdul-Wahab, Wameedh Nazar Flayyih. System Adding PC Connectivity to the MTS-88 Microcomputer Teaching System Computer Engineering Department, University of Baghdad, Baghdad, Iraq omarwalid1@yahoo.com, wam_nazar@yahoo.com doi: 10.4156/ijact.vol2.issue2.16

More information

Implementation of Field Programmable Gate Array (FPGA) for decision making in portable automatic testing systems for IC s library & digital circuits

Implementation of Field Programmable Gate Array (FPGA) for decision making in portable automatic testing systems for IC s library & digital circuits Implementation of Field Programmable Gate Array (FPGA) for decision making in portable automatic testing systems for IC s library & digital circuits M. S. Zaghloul 1, M. Saleh 2 1,2 Arab Academy for Science,

More information

Figure 1.1: Some embedded device. In this course we shall learn microcontroller and FPGA based embedded system.

Figure 1.1: Some embedded device. In this course we shall learn microcontroller and FPGA based embedded system. Course Code: EEE 4846 International Islamic University Chittagong (IIUC) Department of Electrical and Electronic Engineering (EEE) Course Title: Embedded System Sessional Exp. 1: Familiarization with necessary

More information

EXPERIMENT NUMBER 5 Creating a Single Chip Memory Space for the 8051

EXPERIMENT NUMBER 5 Creating a Single Chip Memory Space for the 8051 5-1 EXPERIMENT NUMBER 5 Creating a Single Chip Memory Space for the 8051 INTRODUCTION: The 8031 microcontroller on the XS40 board is an 8051-type microcontroller, but unlike the 8051 it contains no on-chip

More information

Introduction read-only memory random access memory

Introduction read-only memory random access memory Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory

More information

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly. Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale

More information

Design a three-input, two-output sequential digital circuit which functions as a digital locking mechanism. LOCK ALARM

Design a three-input, two-output sequential digital circuit which functions as a digital locking mechanism. LOCK ALARM Department of Computing Course 112 Hardware First Year Laboratory Assignment Dates for the session 2005-2006: Hand out Date: 10 th January 2006 Hand in deadline (electronic and written report): 17.00 Monday

More information

ENG-7680: SCADA Laboratory Experiments

ENG-7680: SCADA Laboratory Experiments ENG-7680: SCADA Laboratory Experiments 1 RS485 LINE DRIVER 1.1 OBJECTIVES In this lab, you will learn how to test a differential data bus driver/receiver for a multi-point communication. In particular,

More information

PREFACE. Changes to the SOPC Edition

PREFACE. Changes to the SOPC Edition PREFACE Changes to the SOPC Edition Rapid Prototyping of Digital Systems provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs

More information

Basic Concepts. Task One: The Basic Latch. Laboratory Nine Latches, RAM & Android Architecture

Basic Concepts. Task One: The Basic Latch. Laboratory Nine Latches, RAM & Android Architecture Laboratory Nine Latches, RAM & Android Architecture Basic Concepts 1. The most basic element of binary storage is the latch, consisting of 2 cross-coupled NAND (or NOR) gates. 2. The D-latch with Enable

More information

Lab 16: Data Busses, Tri-State Outputs and Memory

Lab 16: Data Busses, Tri-State Outputs and Memory Lab 16: Data Busses, Tri-State Outputs and Memory UC Davis Physics 116B Rev. 0.9, Feb. 2006 1 Introduction 1.1 Data busses Data busses are ubiquitous in systems which must communicate digital data. Examples

More information

Table of Contents. Introductory Material

Table of Contents. Introductory Material Table of Contents Introductory Material 0.1 Equipment Intoduction 1 breadboard area stimulator board 2 The Board of Education The TDS 340 oscilloscope 0.2 Getting Started with the Micro-controller The

More information

Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks

Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks Charles Stroud, Ping Chen, Srinivasa Konala, Dept. of Electrical Engineering University of Kentucky and Miron Abramovici

More information

Chapter 9: Integration of Full ASIP and its FPGA Implementation

Chapter 9: Integration of Full ASIP and its FPGA Implementation Chapter 9: Integration of Full ASIP and its FPGA Implementation 9.1 Introduction A top-level module has been created for the ASIP in VHDL in which all the blocks have been instantiated at the Register

More information

Principle and Interface Techniques of Microcontroller

Principle and Interface Techniques of Microcontroller Principle and Interface Techniques of Microcontroller --8051 Microcontroller and Embedded Systems Using Assembly and C LI, Guang ( 李光 ) Prof. PhD, DIC, MIET WANG, You ( 王酉 ) PhD, MIET 杭州 浙江大学 2015 Chapter

More information

System Debugging Tools Overview

System Debugging Tools Overview 9 QII53027 Subscribe About Altera System Debugging Tools The Altera system debugging tools help you verify your FPGA designs. As your product requirements continue to increase in complexity, the time you

More information

CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND:

CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Getting familiar with DE2 board installation, properties, usage.

More information

ARDUINO YÚN Code: A000008

ARDUINO YÚN Code: A000008 ARDUINO YÚN Code: A000008 Arduino YÚN is the perfect board to use when designing connected devices and, more in general, Internet of Things projects. It combines the power of Linux with the ease of use

More information

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture Department of Electrical Engineering Lecture 4 The 8051 Architecture 1 In this Lecture Overview General physical & operational features Block diagram Pin assignments Logic symbol Hardware description Pin

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated

More information

SPART - A Special Purpose Asynchronous Receiver/Transmitter

SPART - A Special Purpose Asynchronous Receiver/Transmitter ECE 554 - Digital Engineering Laboratory Miniproject SPART - A Special Purpose Asynchronous Receiver/Transmitter VERSION S02 (Revision 1 - Changes in Red) INTRODUCTION In this miniproject, you are to implement

More information

Memory Organization. Program Memory

Memory Organization. Program Memory Memory Organization The 8051 has two types of memory and these are Program Memory and Data Memory. Program Memory (ROM) is used to permanently save the program being executed, while Data Memory (RAM) is

More information

Lab Overview. Lab Details. ECEN 4613/5613 Embedded System Design Week #1 Fall 2008 Lab #1 8/27/2008

Lab Overview. Lab Details. ECEN 4613/5613 Embedded System Design Week #1 Fall 2008 Lab #1 8/27/2008 ECEN 4613/5613 Embedded System Design Week #1 Fall 2008 Lab #1 8/27/2008 Lab Overview In this lab assignment, you will do the following: Learn how to use the ASM51 (or AS31) assembler and Emily52 simulator.

More information

EB-51 Low-Cost Emulator

EB-51 Low-Cost Emulator EB-51 Low-Cost Emulator Development Tool for 80C51 Microcontrollers FEATURES Emulates 80C51 Microcontrollers and Derivatives Real-Time Operation up to 40 MHz 3.3V or 5V Voltage Operation Source-Level Debugger

More information

CPLD Experiment 4. XOR and XNOR Gates with Applications

CPLD Experiment 4. XOR and XNOR Gates with Applications CPLD Experiment 4 XOR and XNOR Gates with Applications Based on Xilinx ISE Design Suit 10.1 Department of Electrical & Computer Engineering Florida International University Objectives Materials Examining

More information

FIGURE Three EPROMs interfaced to the 8088 microprocessor.

FIGURE Three EPROMs interfaced to the 8088 microprocessor. 10 3 8088 AND 80188 (8-BIT) MEMORY INTERFACE: Basic 8088/80188 Memory Interface: The 8088 and 80188 microprocessors have an 8-bit data bus. The memory system must decode the address to select a memory

More information

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5. DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in

More information

Propeller Board of Education (#32900)

Propeller Board of Education (#32900) Web Site: www.parallax.com Forums: forums.parallax.com Sales: sales@parallax.com Technical: support@parallax.com Office: (916) 624-8333 Fax: (916) 624-8003 Sales: (888) 512-1024 Tech Support: (888) 997-8267

More information

EITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects

EITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects 1 EITF35 - Introduction to Structured VLSI Design (Fall 2017) Course projects v.1.0.0 1 Introduction This document describes the course projects provided in EITF35 Introduction to Structured VLSI Design

More information

DS1070K EconOscillator Programming Kit

DS1070K EconOscillator Programming Kit Rev 0; 5/04 DS070K EconOscillator Programming Kit General Description The DS070K EconOscillator programming kit is a complete hardware/software solution for programming Dallas Semiconductor s 2-wire EconOscillator

More information

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen Compute Node Design for DAQ and Trigger Subsystem in Giessen Justus Liebig University in Giessen Outline Design goals Current work in Giessen Hardware Software Future work Justus Liebig University in Giessen,

More information

ECE 353 Lab 4. General MIDI Explorer. Professor Daniel Holcomb Fall 2015

ECE 353 Lab 4. General MIDI Explorer. Professor Daniel Holcomb Fall 2015 ECE 353 Lab 4 General MIDI Explorer Professor Daniel Holcomb Fall 2015 Where are we in Course Lab 0 Cache Simulator in C C programming, data structures Cache architecture and analysis Lab 1 Heat Flow Modeling

More information

XSA Parallel Port Interface

XSA Parallel Port Interface November 16, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note describes the default parallel port interface circuit that is programmed into the XC9572XL CPLD on the XSA

More information

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to:

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to: SPART A Special Purpose Asynchronous Receiver/Transmitter Introduction In this miniproject you are to implement a Special Purpose Asynchronous Receiver/Transmitter (SPART). The SPART can be integrated

More information

LBAT90USB162 Atmel. LBAT90USB162 Development Board User s Manual

LBAT90USB162 Atmel. LBAT90USB162 Development Board User s Manual LBAT90USB162 Atmel AT90USB162 Development Board User s manual 1 1. INTRODUCTION Thank you for choosing the LBAT90USB162 Atmel AT90USB162 development board. This board is designed to give quick and cost-effective

More information

Sample Copy. Not For Distribution.

Sample Copy. Not For Distribution. Microprocessor 8085 i Publishing-in-support-of, EDUCREATION PUBLISHING RZ 94, Sector - 6, Dwarka, New Delhi - 110075 Shubham Vihar, Mangla, Bilaspur, Chhattisgarh - 495001 Website: www.educreation.in Copyright,

More information

TLL5000 Electronic System Design Base Module

TLL5000 Electronic System Design Base Module TLL5000 Electronic System Design Base Module The Learning Labs, Inc. Copyright 2007 Manual Revision 2007.12.28 1 Copyright 2007 The Learning Labs, Inc. Copyright Notice The Learning Labs, Inc. ( TLL )

More information

The University of Reduced Instruction Set Computer (MARC)

The University of Reduced Instruction Set Computer (MARC) The University of Reduced Instruction Set Computer (MARC) Abstract We present our design of a VHDL-based, RISC processor instantiated on an FPGA for use in undergraduate electrical engineering courses

More information

Microbee Technology FTM-3SE

Microbee Technology FTM-3SE Microbee Technology FTM-3SE Freescale Tower System Compatible Field Programmable Gate Array Module TWR-K70 Demo Quick Start Guide The flexibility that programmable logic brings to hardware design has now

More information

Based on a Single Chip Microcomputer to Realize Electronic Clock Design and Analysis

Based on a Single Chip Microcomputer to Realize Electronic Clock Design and Analysis 2016 International Conference on Manufacturing Construction and Energy Engineering (MCEE) ISBN: 978-1-60595-374-8 Based on a Single Chip Microcomputer to Realize Electronic Clock Design and Analysis Shu-Hua

More information

Xilinx Project Navigator Reference Guide

Xilinx Project Navigator Reference Guide 31 July 2003 Author: David M. Sendek Xilinx Project Navigator Reference Guide Background: This guide provides you with step-by-step procedures in using the Xilinx Project Navigator to perform the following:

More information

The Atmel ATmega168A Microcontroller

The Atmel ATmega168A Microcontroller Ming Hsieh Department of Electrical Engineering EE 459Lx - Embedded Systems Design Laboratory The Atmel ATmega168A Microcontroller by Allan G. Weber 1 Introduction The Atmel ATmega168A is one member of

More information

Chapter 13 Programmable Logic Device Architectures

Chapter 13 Programmable Logic Device Architectures Chapter 13 Programmable Logic Device Architectures Chapter 13 Objectives Selected areas covered in this chapter: Describing different categories of digital system devices. Describing different types of

More information

Chapter TEN. Memory and Memory Interfacing

Chapter TEN. Memory and Memory Interfacing Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity

More information

Evolution of Implementation Technologies. ECE 4211/5211 Rapid Prototyping with FPGAs. Gate Array Technology (IBM s) Programmable Logic

Evolution of Implementation Technologies. ECE 4211/5211 Rapid Prototyping with FPGAs. Gate Array Technology (IBM s) Programmable Logic ECE 42/52 Rapid Prototyping with FPGAs Dr. Charlie Wang Department of Electrical and Computer Engineering University of Colorado at Colorado Springs Evolution of Implementation Technologies Discrete devices:

More information

Design and Implementation of Hamming Code on FPGA using Verilog

Design and Implementation of Hamming Code on FPGA using Verilog International Journal of Engineering and Advanced Technology (IJEAT) Design and Implementation of Hamming Code on FPGA using Verilog Ravi Hosamani, Ashwini S. Karne Abstract In mathematics, digital communication

More information

FPGA Development Board Hardware and I/O Features

FPGA Development Board Hardware and I/O Features CHAPTER 2 FPGA Development Board Hardware and I/O Features Photo: The Altera DE1 board contains a Cyclone II FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of I/O devices and connectors.

More information

MULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT

MULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT MULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT Item Type text; Proceedings Authors Grebe, David L. Publisher International Foundation for Telemetering Journal International Telemetering

More information

CHAPTER 2 LITERATURE REVIEW

CHAPTER 2 LITERATURE REVIEW CHAPTER 2 LITERATURE REVIEW As this music box project involved FPGA, Verilog HDL language, and Altera Education Kit (UP2 Board), information on the basic of the above mentioned has to be studied. 2.1 Introduction

More information

EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board. (FPGA Interfacing) Teacher: Dr.

EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board. (FPGA Interfacing) Teacher: Dr. EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board (FPGA Interfacing) Teacher: Dr. Liang Liu v.1.0.0 1 Abstract This document describes the basic behavior

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip 1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based

More information

The Atmel ATmega328P Microcontroller

The Atmel ATmega328P Microcontroller Ming Hsieh Department of Electrical Engineering EE 459Lx - Embedded Systems Design Laboratory 1 Introduction The Atmel ATmega328P Microcontroller by Allan G. Weber This document is a short introduction

More information

Programmable Logic Design I

Programmable Logic Design I Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.

More information

Chip Design with FPGA Design Tools

Chip Design with FPGA Design Tools Chip Design with FPGA Design Tools Intern: Supervisor: Antoine Vazquez Janusz Zalewski Florida Gulf Coast University Fort Myers, FL 33928 V1.9, August 28 th. Page 1 1. Introduction FPGA is abbreviation

More information

Computers Are Your Future

Computers Are Your Future Computers Are Your Future 2008 Prentice-Hall, Inc. Computers Are Your Future Chapter 6 Inside the System Unit 2008 Prentice-Hall, Inc. Slide 2 What You Will Learn... Understand how computers represent

More information

KALI Technical Manual. This document covers the Technical Details of KALI

KALI Technical Manual. This document covers the Technical Details of KALI KALI Technical Manual This document covers the Technical Details of KALI 1 KALI RECLOCKER The Kali takes the digital audio signals (I2S) from Sparky SBC or RPI through the on board FPGA based FIFO and

More information

Chapter 1 Microprocessor architecture ECE 3120 Dr. Mohamed Mahmoud http://iweb.tntech.edu/mmahmoud/ mmahmoud@tntech.edu Outline 1.1 Computer hardware organization 1.1.1 Number System 1.1.2 Computer hardware

More information