SpaceWire 101. Webex Seminar. February 15th, 2006
|
|
- Darrell Taylor
- 6 years ago
- Views:
Transcription
1 SpaceWire 101 Webex Seminar February 15th,
2 SpaceWire 101 What is SpaceWire Protocol, Links, Basic Communication Architecture Physical Layer Interface and Network Components How to use SpaceWire Aeroflex Product Descriptions Test Equipment Value Proposition
3 What Is SpaceWire? The SpaceWire Standard is a self-managing serial protocol that provides a high speed, low power serial interface while offering a flexible simple user interface SpaceWire uses LVDS High Speed data rates from 2 to 400Mbits/sec Low Power LVDS Drivers use 80% Less current than PECL devices Distances up to 30 feet SpaceWire is an Industry Standard The protocol is derived from IEEE ECSS-E-50-12A* Managed by the SpaceWire Working Group *Available at
4 What Is SpaceWire? SpaceWire is different from the typical command and response communication of 1553 SpaceWire is a serial protocol that allows simultaneous transmit and receive (Full duplex) communication Simple User Interface 9 or 10 Bit Transmit & Receive FIFOs are typical Supports Variable Packet Size and Data Rates Accepted by a Growing Number of Organizations ESA, NASA, and DoD High Speed and Low Power LVDS Physical Interface
5 What Is SpaceWire? Physical Layer LVDS Aeroflex is the Industry leader in RadHard LVDS Protocol Handler Manages the SpaceWire flow of data Memory Typically FIFOs, though other types of memory are not precluded Router Allows networking with SpaceWire
6 What Is SpaceWire? SpaceWire is Self Managing SpaceWire will not send data until it gets a request to do so from the other side Transmitter Receiver User 1 Places Blocks Wait for a message to send more blocks 8 Blocks Sent User 2 Removes Blocks (Unaware of how they got there) Send 8 Blocks Out of Blocks or 8 Blocks have been removed Since SpaceWire performs Simultaneous Transmit and Receive, each side of the link is doing the simple process shown above
7 Overview of Protocol During normal operation, a SpaceWire (Initiator) node manages data by sending Tokens to the (Receiver) node on the other end of the link Each Token indicates to the Receiver, the Initiator has 8 bytes of available buffer space The Receiver uses a credit counter to record each Token as it is received Therefore, three tokens received indicates there are 24 bytes of available buffer space on the Initiator s side Host (Initiator) Send 3 Flow Control Tokens to Subsystem Flow Example 1 2 Subsystem (Receiver) Receive 3 Flow Control Tokens From Host Host receives 24 bytes from Subsystem 4 3 Subsystem sends 24 * bytes to Host * The Subsystem will begin sending data upon receiving the first token if it has data in it s Xmit memory
8 Overview of Protocol Since both nodes have receive and transmit FIFO s, both nodes are Initiators and Receivers Additionally, each Initiator will send Tokens intermixed with data and other characters as long as there is at least 8 bytes of data space available in the Initiator s receive FIFO Each side keeps a running count of the number of Tokens sent and received
9 The SpaceWire Standard The Standard Defines the following levels Signal Level Physical Level Character Level Exchange Level Packet Level Network Level
10 Signal Level: Data and Strobe DS (Data Strobe) Encoding A Strobe signal is sent along with the data. The clock is extracted by XORing the Data and Strobe signals Data Strobe Clock
11 Physical Level A Single Point to Point Link Up to 10 meters D OUT1 D IN2 S OUT1 S IN2 D IN1 D OUT2 S IN1 S OUT2
12 Physical Level Cabling Up to 10m length terminated at each end by nine-pin micro-miniature D-type plugs
13 Character Level The SpaceWire Character Level Protocol is derived from IEEE It also includes time codes to facilitate distribution of system time The standard defines two types of characters Control Characters Data Characters
14 Character Level Control Character 4 bit character P DC C 0 C 1 Bit P Bit DC Parity Bit (Odd Parity) Data Control Bit. High for Control. Bits C 0 & C 1 Control Code
15 Character Level Control Character Definitions FCT P Flow Control Token. Used to help manage data flow and initialization. It is considered a Link Character 1 EOP EEP P Normal End of Packet. Normal Character 2 P Error End of Packet. Normal Character ESC P Escape. Link Character 1. A Link Character does not get passed from the Exchange Level to the Packet Level. 2. A Normal Character gets passed from the Exchange Level to the Packet Level.
16 Character Level Data Character 10 bit Field P DC D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 Bit P Parity Bit (Odd Parity) Bit DC Data Control Bit. LOW for Data Bits D 0 to D 7 Data sent LSB to MSB
17 Character Level The two other Control Characters are formed from the previous combinations of the 4 bit Control Character and the Data Character NULL Character Formed from an ESC Character followed by an FCT Character. It is considered a Link Character P Time Code Formed from an ESC Character followed by a Data Character. Also considered a Link Character P T 0 T 1 T 2 T 3 T 4 T 5 T 6 T 7
18 Character Level Time Code Character P T 0 T 1 T 2 T 3 T 4 T 5 T 6 T 7 Bits T 0 to T 5 Time Bits Bits T 6 to T 7 Timing Control Flags (reserved for future use by the SPWG) System Time Management TICK_IN - when asserted tells the node to send a Time Code Character Only one node in the system should have an active TICK_IN TICK_OUT - When asserted tells the user that a Time Code Character has been received
19 Character Level Character Summary
20 Character Level Typical Data Transfer NULLs are sent when there are no other characters to send This is to avoid a Link Disconnect NULL NULL Data NULL NULL ESC FCT ESC FCT ESC FCT ESC FCT D S Clk
21 Character Level Parity Coverage Shown below in brackets, it is odd parity covering the current DC bit and the previous Data Bits or Control Code Bits DC Bit Control Code Bits NULL NULL Data NULL NULL D P P P P P P P P S Clk
22 SpaceWire Architecture Simplified Block Diagram FIFO Implementation SpaceWire Protocol Handler Tx Clk Initialize Time Code Signals D O S O D I S I Xmit Clk Rec Rcv Data Transport (User Interface) Rcv FIFO Xmit FIFO Xmit FIFO Interface Rec FIFO Interface
23 Exchange Level Initialization Flow Control Detection of Disconnect Errors Detection of Parity Errors
24 Exchange Level Initialization A State Machine is used along with handshaking to initialize both ends of the link
25 Exchange Level Flow Control A SpaceWire Link is only able to send Data Characters if it is told there is space for them on the receiving side An FCT is sent to the link indicating there is space for 8 bytes of data. If multiple FCT s are sent there is a corresponding amount of data space available When a reset occurs the Credit count shall be set to zero The priority for sending characters is as follows Time Code (Highest Priority) FCT N-Characters Null (Lowest Priority)
26 Exchange Level Detection of Disconnect Errors A link disconnect is detected when there is more than 850 ns of gap between bits The link will attempt to recover using the initialization process Detection of Parity Errors Parity errors that occur in a Control or Data Character are detected when the next character is sent The error will get flagged to the system level
27 Packet Level The Standard essentially defines a packet as the transmission of a destination address followed by a data character or multiple data characters and terminated by an EOP or an EEP character
28 Packet Level Packet Format Destination Address A list of 0 or more Data Characters that represent the destination identity Cargo Data Characters sent to the Destination End of Packet Marker EOP or EEP Characters
29 Packet Level Interpretation of The Packet Format To the SpaceWire Protocol Handler Logic, the Destination Address is just another Data Character The Packet can contain any number of Data Characters A Packet is terminated by the EOP or EEP Character
30 Network Level Typical Network Configuration
31 How Is SpaceWire Used? The SpaceWire Standard specifies point to point configurations Physical Layer Not Shown Transmit and Receive constitutes One SpaceWire Link D SpaceWire Protocol Handler Transmit Receive S D S SpaceWire Protocol Handler
32 How Is SpaceWire Used? Typical Primary Redundant Configuration Router LVDS LVDS LVDS LVDS SpaceWire Router IC 8 Ports LVDS Primary LVDS LVDS LVDS LVDS LVDS Dual Link Protocol Handler CCA Primary Router LVDS LVDS LVDS LVDS SpaceWire Router IC 8 Ports LVDS Redundant LVDS LVDS LVDS LVDS LVDS CCA Redundant Dual Link Protocol Handler
33 Networking With SpaceWire Routers allow Networking Each Node can talk to any of the other Nodes through the Router SpaceWire Node SpaceWire Node SpaceWire Router SpaceWire Node SpaceWire Node
34 SpaceWire Solutions Dual Redundant SpaceWire System Examples Primary SpaceWire Links CCA 1 Each CCA includes a dual link protocol handler on board REDUNDANT Processor or other type of processing unit Aeroflex UTMC SpaceWire 8 Port Router CCA 2 Aeroflex UTMC SpaceWire 8 Port Router CCA 3 Could have a processor Or less powerful processing unit FPGA MicroController CCA 4
35 SpW PHY Product Description Implements low level SpaceWire Physical Layer allowing for predictable system performance and margin Operates on a 3.3 Volt Power Supply Two transmit and two receive LVDS differential signals for SpaceWire Interface External resets for the TX and RX flip-flops. Separate output enables for the TX and RX outputs LVTTL Compatible Inputs (5 volt tolerant) 3.3 Volt CMOS Outputs Cold Sparing on LVDS pins 28-lead flatpack Loopback feature for self test Mode select pins Bus width select pins Empty/full flag Read flag
36 SpW Phy Chip vs Standard LVDS PHY Chip Better for FPGA Designs FPGA s can have high worst case skew on I/O s Allows the Protocol Handler to run slower Each Device is a single link Better for redundancy systems Provides a buffer between connector and the Protocol Handler Standard LVDS Suitable for ASIC SpaceWire Implementations Provides a buffer between connector and the Protocol Handler
37 SpaceWire Protocol Handler Description Dual Link SpaceWire Interface ECSS-50-12A compliant Data Rates from 2 to 2000Mbps 10-bit transmit and receive FIFO 2.5 volt core, 3.3 volt logic interface Radiation-Hardened Available QML
38 PCI & SpaceWire Complete Not Designed
39 SpW Card Product Description 125Mbps Dual Link SpaceWire Interface 32-bit, 33MHz PCI Parallel Port Flow Control Process DMA Channel Logic Guaranteed Delivery Protocol 25 o C Operation
40 SpaceWire Test Solutions On September 15 th 2005, Aeroflex Signed a Distribution Agreement with 4Links Limited Milton Keynes England The Agreement allows Aeroflex to sell 4Links SpaceWire Test Equipment to it s US and Canada Customers Development Cards Bus Monitors & Analyzers SpaceWire Components/IP Conformance Testing Flight Cards System Developer Foreign entities (ITAR issues)
41 Reasoning Behind 4Links Agreement Development Cards Bus Monitors & Analyzers SpaceWire Components/IP Conformance Testing Flight Cards Aeroflex Colorado Springs The 4Links agreement places Aeroflex one step closer to a Complete SpaceWire Solutions Provider System Developer
42 About 4Links Limited 4Links Offers a variety of test solutions for SpaceWire Single and Multi Port Test Units Flexible configurations including monitor and error injection capabilities Up to 400Mbits/sec Simple to set up and easy to use Cables and other peripherals also available
43 Aeroflex RadHard SpaceWire Value Proposition SpaceWire Standard Products Reduced Risk SpaceWire Links Interoperability Faster Design Cycles No NRE Guaranteed Radiation Assurance Levels, QML-Q, QML-V Qualified Low Power High Speed LVDS Physical Interfaces Aeroflex Colorado Springs has developed over 14 RadHard LVDS Products The distribution agreement with 4Links will simplify the acquisition of test and validation equipment for Aeroflex customers
44 Thank you for your participation! Aeroflex Colorado Springs Sam Stratton SpaceWire Applications Engineer
Implimentation of SpaceWire Standard in SpaceWire CODEC using VHDL
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 9, Issue 2 (November 2013), PP. 36-40 Implimentation of SpaceWire Standard in SpaceWire
More informationSpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003)
SpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands Steve Parkes (1), Josep Rosello (2) (1) University of Dundee, Applied Computing, Dundee,
More informationPage 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT
Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT INTRODUCTION The SW IP was developped in the frame of the ESA 13345/#3 contract "Building block for System on a Chip" This presentation
More informationReducing SpaceWire Time-code Jitter
Reducing SpaceWire Time-code Jitter Barry M Cook 4Links Limited The Mansion, Bletchley Park, Milton Keynes, MK3 6ZP, UK Email: barry@4links.co.uk INTRODUCTION Standards ISO/IEC 14575[1] and IEEE 1355[2]
More informationSoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications
SoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications Björn Osterloh Institute of Computer and Network Engineering TU Braunschweig,
More informationThe SpaceWire CODEC International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands
The SpaceWire CODEC International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands Chris McClements (1), Steve Parkes (1), Agustin Leon (2) (1) University of Dundee, Applied
More information1 CONTROL CHARACTERS AND CONTROL CODES
1 CONTROL CHARACTERS AND CONTROL CODES a. A control character shall be formed from a parity bit, a data-control flag and a two bit control code with the data-control flag set to one to indicate that the
More informationSpaceWire Router Data Sheet
Ref.: UoD_SpW-0X_ Issue:.0 Date: 8 th August 00 SpaceWire Router Data Sheet Ref: UoD_SpW-0X_ Document Revision: Issue.0 Date: 8 th August 00 Prepared by - Chris McClements, University of Dundee Steve Parkes,
More informationThe Operation and Uses of the SpaceWire Time-Code International SpaceWire Seminar 2003
The Operation and Uses of the SpaceWire Time-Code International SpaceWire Seminar 2003 Steve Parkes Space Systems Research Group University of Dundee Need for Time-Codes! Needed for control applications
More informationSPACEFIBRE. Session: SpaceWire Standardisation. Long Paper.
SPACEFIBRE Session: SpaceWire Standardisation Long Paper Steve Parkes 1, Chris McClements 1, Martin Suess 2 1 School of Computing, University of Dundee, Dundee, DD1 4HN, Scotland, U.K. E-mail: sparkes@computing.dundee.ac.uk
More informationSt. Petersburg State University of Aerospace Instrumentation Institute of High-Performance Computer and Network Technologies
St. Petersburg State University of Aerospace Instrumentation Institute of High-Performance Computer and Network Technologies Extended Control Codes for Distributed Interrupts in SpaceWire Networks (draft
More informationA ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS
A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS Joseph R. Marshall, Richard W. Berger, Glenn P. Rakow Conference Contents Standards & Topology ASIC Program History ASIC Features
More informationPMC-HPDI32A-ASYNC High-speed Serial I/O PCI Board
PMC-HPDI32A-ASYNC High-speed Serial I/O PCI Board Features Include: Data rate of 5.0 megabits per second 8 Bits transmitter. LSB First. Software Selectable Even / Odd Parity. Software Selectable No Parity
More informationSpace engineering. SpaceWire Links, nodes, routers and networks. ECSS-E-ST-50-12C 31 July 2008
ECSS-E-ST-50-12C Space engineering SpaceWire Links, nodes, routers and networks ECSS Secretariat ESA-ESTEC Requirements & Standards Division Noordwijk, The Netherlands Foreword This Standard is one of
More informationProposed Technical Solution for Half Duplex SpW
SpaceWire Evolutions Proposed Technical Solution for Half Duplex SpW 17 th SpaceWire Working Group, 14 th December 2011 Noordwijk, Netherlands ESA Contract Number 4000104023, SpaceWire Evolutions Slide
More informationAeroflex Colorado Springs Application Note
Aeroflex Colorado Springs Application Note AN-SPW-005-001 Configuration of the UT200SpW4RTR Table 1: Cross Reference of Applicable Products Product Name: Manufacturer Part SMD # Device Internal PIC Number
More informationCharacterizing the Performance of SpaceWire on a LEON3FT. Ken Koontz, Andrew Harris, David Edell
Characterizing the Performance of SpaceWire on a LEON3FT Ken Koontz, Andrew Harris, David Edell Introduction SpaceWire is emerging as standard high-performance data interface Recent NASA missions include
More informationIntellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus
Intellectual Property Macrocell for SpaceWire Interface Compliant with AMBA-APB Bus L. Fanucci, A. Renieri, P. Terreni Tel. +39 050 2217 668, Fax. +39 050 2217522 Email: luca.fanucci@iet.unipi.it - 1 -
More informationATMEL SPACEWIRE PRODUCTS FAMILY
ATMEL SPACEWIRE PRODUCTS FAMILY Session: Components Short Paper Nicolas RENAUD, Yohann BRICARD ATMEL Nantes La Chantrerie 44306 NANTES Cedex 3 E-mail: nicolas.renaud@atmel.com, yohann.bricard@atmel.com
More informationUNIVERSAL SPACEWIRE INTERFACE TO/FROM VME AND TO/FROM PCI
UNIVERSAL SPACEWIRE INTERFACE TO/FROM VME AND TO/FROM PCI Session: Poster Session Short Paper ir. G.J. Vollmuller, ing. A. Pleijsier National Aerospace Laboratory NLR Anthony Fokkerweg 2, 1059CM, Amsterdam
More informationGAISLER. SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet
SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet Features Full implementation of SpaceWire standard ECSS-E-ST-50-12C Protocol ID extension ECSS-E-ST-50-11C RMAP protocol ECSS-E-ST-50-11C
More informationSpaceFibre Flight Software Workshop 2015
SpaceFibre Flight Software Workshop 2015 Steve Parkes, University of Dundee Albert Ferrer Florit, Alberto Gonzalez Villafranca, STAR-Dundee Ltd. David McLaren, Chris McClements, University of Dundee Contents
More informationSpaceWire IP for Actel Radiation Tolerant FPGAs
SpaceWire IP for Actel Radiation Tolerant FPGAs Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Zaf Mahmood Actel UK 1 Actel RTAX-S Devices 2 Radiation tolerant FPGAs Non-volatile
More informationCPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine
CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine Features Include: 200 Mbytes per second (max) input transfer rate via the front panel connector
More informationSpaceWire. Design of the SystemC model of the SpaceWire-b CODEC. Dr. Nikos Mouratidis
SpaceWire Design of the SystemC model of the SpaceWire-b CODEC Dr. Nikos Mouratidis Qualtek Sprl. 36 Avenue Gabriel Emile Lebon B-1160, Brussels, Belgium 19/09/2011 Activity objectives: High-level modeling
More informationEuropean LVDS driver development and ECSS evaluation and qualification
European LVDS driver development and ECSS evaluation and qualification resenter: Jørgen Ilstad 18 th SpW working group SpW component development ESTEC 25/04/2012 ESA UCLASSIFIED For Official Use ECI phase
More informationSystem Approach for a SpaceWire Network Template reference : C-EN
System Approach for a SpaceWire Network Template reference : 100181700C-EN Prepared by Stephane DETHEVE / Bruno MASSON PLAN Page 2 SYSTEM APPROACH FOR A SPACEWIRE NETWORK INTRODUCTION SIMULATION BREADBOARDING
More informationSpaceWire Remote Memory Access Protocol
SpaceWire Remote Memory Access Protocol Steve Parkes and Chris McClements University of Dundee, Applied Computing, Dundee, DD1 4HN, Scotland, UK. sparkes@computing.dundee.ac.uk,, cmclements@computing.dundee.ac.uk.
More informationSMCSlite and DS-Link Macrocell Development
and DS-Link Macrocell Development Microelectronics Final Presentation Days, ESTEC, 6-7 March 2001 Anja Christen Tim Pike Paul Rastetter Astrium GmbH, D-81663 Ottobrunn Tel. ++49-89-60720267, Fax ++49-89-60721302
More informationDevelopment an update. Aeroflex Gaisler
European SpaceWire Router Development an update Sandi Habinc Aeroflex Gaisler Demand for SpaceWire Router Both European and international customers have shown interest in SpaceWire router with greater
More informationAdvanced Computing, Memory and Networking Solutions for Space
Advanced Computing, Memory and Networking Solutions for Space 25 th Microelectronics Workshop November 2012 µp, Networking Solutions and Memories Microprocessor building on current LEON 3FT offerings UT699E:
More informationSpaceWire IP Cores for High Data Rate and Fault Tolerant Networking
SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking E. Petri 1,2, T. Bacchillone 1,2, N. E. L Insalata 1,2, T. Cecchini 1, I. Del Corona 1,S. Saponara 1, L. Fanucci 1 (1) Dept. of Information
More informationThe 8237 DMA Controller: -
The 8237 DMA Controller: - The 8237 is the LSI controller IC that is widely used to implement the direct memory access (DMA) function in 8088 and 8086 based microcomputer systems. It is available in 40-pin
More informationResearch and Analysis of Flow Control Mechanism for Transport Protocols of the SpaceWire Onboard Networks
Research and Analysis of Flow Control Mechanism for Transport Protocols of the SpaceWire Onboard Networks Nikolay Sinyov, Valentin Olenev, Irina Lavrovskaya, Ilya Korobkov {nikolay.sinyov, valentin.olenev,
More informationAeroflex Colorado Springs RadHard Eclipse FPGA Frequently Asked Questions
Aeroflex Colorado Springs RadHard Eclipse FPGA Frequently Asked Questions (NOTE - FAQs WILL BE UPDATED ON A REGULAR BASIS) Introduction: QuickLogic has licensed their metal-to-metal Vialink TM technology
More informationDRAFT Date: May ECSS-E Space Engineering. SpaceWire: SERIAL POINT-TO-POINT LINKS DRAFT
ECSS-E-50-12 Space Engineering SpaceWire: SERIAL POINT-TO-POINT LINKS DRAFT DOCUMENT NUMBER ISSUE UoD-DICE-TN-9201 ISSUE D DATE May 2000 ESA CONTRACT NO. 12693/97/NL/FM ESA TECHNICAL MANAGER AUTHOR J.
More informationSpace engineering. SpaceWire Protocols
Space engineering SpaceWire Protocols This ECSS is a draft standard circulated for xxxxxxxxxx. It is therefore subject to change without notice and may not be referred to as an ECSS Standard until published
More informationSpaceWire Link Interface RTL Verification
SpaceWire Link Interface RL Verification SpaceWire Link Interface RL Verification Ref: UoD_Link_Verif VHDL Code Issue: Document Revision: 1.0 Date: 1 Aug-2003 Document Change log Date Revision No Comments
More informationSpaceWire PC Card Development. Patria New Technologies Oy ESA / ESTEC
SpaceWire PC Card Development Patria New Technologies Oy ESA / ESTEC SpaceWire PC Card Standard type II PC Card (Cardbus( I/F) with two SpaceWire links Access to SpaceWire networks by using a standard
More informationPrototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page
Prototyping NGC First Light PICNIC Array Image of ESO Messenger Front Page Introduction and Key Points Constructed is a modular system with : A Back-End as 64 Bit PCI Master/Slave Interface A basic Front-end
More informationUT90nSDTC-EVB, Gbps Quad-lane SerDes Macro Evaluation Board Data Sheet February 2014
Semicustom Products UT90nSDTC-EVB, 3.125 Gbps Quad-lane SerDes Macro Evaluation Board Data Sheet February 2014 www.aeroflex.com/radhardasic FEATURES Aeroflex UT90nHBD 3.125 Gbps SerDes Macro transceiver,
More informationGAISLER. Radiation-Tolerant 10x SpaceWire Router Radiation Tolerant 6x SpaceWire Router with PCI RT-SPW-ROUTER Data Sheet and User s Manual
GAISLER Radiation-Tolerant 10x SpaceWire Router Radiation Tolerant 6x SpaceWire Router with PCI RT-SPW-ROUTER Data Sheet and User s Manual Features SpaceWire Router compliant with ECSS-E-ST-50-12C Non-blocking
More informationPretty Good Protocol - Design Specification
Document # Date effective October 23, 2006 Author(s) Ryan Herbst Supersedes Draft Revision 0.02 January 12, 2007 Document Title Pretty Good Protocol - Design Specification CHANGE HISTORY LOG Revision Effective
More informationSpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft. SpaceTech Expo Gregor Cranston Business Development Manager
SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft SpaceTech Expo 2013 Gregor Cranston Business Development Manager 1 Introducing SpaceFibre A very high-speed serial data-link
More informationVideo Processing Chain VPC2 SpaceWire Networking Protocol Meeting July 2005
Video Processing Chain VPC2 SpaceWire Networking Protocol Meeting 4 19-20-21 July 2005 Page 1 Summary VPC2 and SPADA_RT Activity VPC2 Architecture Data Exchange VPC2 RMAP Implementation Issue FPGA Implementation
More informationTypical modules include interfaces to ARINC-429, ARINC-561, ARINC-629 and RS-422. Each module supports up to 8 Rx or 8Tx channels.
Modular PCI Range of Cards Summary features Modular Architecture Interface compatible with PCI Local bus Specification, revision 2.1, June 1995 2 or 4 Module General Purpose Carrier Cards 8 Channels per
More informationThe Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation
The Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation Session: SpaceWire Missions and Applications William H. Anderson NASA Goddard Space Flight Center/MEI Technologies E-mail:
More informationSpaceWire RMAP Protocol
SpaceWire RMAP Protocol SpaceWire Working Group Meeting Steve Parkes University of Dundee Aims of RMAP Remote Memory Access Protocol Provide a means of Writing to Reading from Registers or memory on a
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 16: PCI Bus Serial Buses Zeshan Chishti Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Source: Lecture based on materials
More informationPC104P--HPDI32A High-speed Parallel Digital I/O PMC Board 100 to 200 Mbytes/s Cable I/O with PCI-DMA engine
PC104P--HPDI32A High-speed Parallel Digital I/O PMC Board 100 to 200 Mbytes/s Cable I/O with PCI-DMA engine Similar Product Features Include: 100 Mbytes per second (max) input transfer rate via the front
More informationSpaceWire Router ASIC
SpaceWire Router ASIC Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Gerald Kempf, Christian Toegel Austrian Aerospace Stephan Fisher Astrium GmbH Pierre Fabry, Agustin Leon
More informationConcepts of Serial Communication
Section 6. Serial Communication Communication Using Serial Interfaces: UART and SPI Concepts of Serial Communication Limitations of Parallel Bus Clock skew becomes a serious issue for high speed and long
More informationSTC101 PARALLEL ----v ... E. co Signals CD
PARALLEL DS-LINK@)ADAPTOR FEATURES High speed parallel to OS-Link converter. Data-Strobe Link (OS-Link@») interface device for high speed asynchronous communications avoids the need for high speed clocks
More information4 Multiplexer. Y Fig Keyboard Scan Matrix
- 4 Multiplexer Microcontroller 3 Decoder X Y Fig. - Keyboard Scan Matrix 2 Prentice Hall, Inc. -2 Track Sector Head positioning Fig. -2 Hard Disk Format 2 Prentice Hall, Inc. -3 RGB electron guns R G
More informationINPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides
More informationGOES-R SpaceWire Implementation
GOES-R SpaceWire Implementation William Anderson GSFC/MEI Technologies Inc. William.H.Anderson@nasa.gov International SpaceWire Conference 2007 Dundee, Scotland, UK September 17, 2007 1 GOES-R SpaceWire
More informationTable 1: Cross Reference of Applicable Products
Standard Product Enable the Ethernet MAC Controller Module Application Note September 29, 2017 The most important thing we build is trust Table 1: Cross Reference of Applicable Products PRODUCT NAME MANUFACTURER
More informationSpaceWire RMAP Protocol
SpaceWire RMAP Protocol SpaceWire Working Group Meeting Steve Parkes University of Dundee RMAP Review Final review before ECSS Changes since last meeting/draft C Go through book section by section Review
More informationSpaceWire Link interface: LVDS, Power & Cross-strapping Aspects
Eleventh SpaceWire Working Group Meeting SpaceWire Link interface: LVDS, Power & Cross-strapping Aspects Sven Lansdtroem sven.landstroem@esa.int Wahida Gasti wahida.gasti@esa.int 1 AGENDA Introduction
More informationspwr_base & spwr_chan
DYNAMIC ENGINEERING 150 DuBois St. Suite C, Santa Cruz, CA 95060 831-457-8891 Fax 831-457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 spwr_base & spwr_chan Linux Driver Documentation Manual Revision
More informationSpaceWire DS-Links Reborn
Communicating Process Architectures 2006 1 Peter Welch, Jon Kerridge, and Fred Barnes (Eds.) IOS Press, 2006 2006 The authors. All rights reserved. SpaceWire DS-Links Reborn Barry COOK and Paul WALKER
More informationOUTLINE. SPI Theory SPI Implementation STM32F0 SPI Resources System Overview Registers SPI Application Initialization Interface Examples
SERIAL PERIPHERAL INTERFACE (SPI) George E Hadley, Timothy Rogers, and David G Meyer 2018, Images Property of their Respective Owners OUTLINE SPI Theory SPI Implementation STM32F0 SPI Resources System
More informationThe SMCS332SpW and SMCS116SpW: Development Status
SpaceWire-SnP Working Group ESTEC, Sept 15 th, 2004 The SMCS332SpW and SMCS116SpW: Development Data Systems Division luca.tunesi@esa.int What is the SMCS? SMCS (Scalable Multi-channel Communication Sub-system)!
More informationSPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices
SPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices May 2003, ver. 1.0 Application Note 227 Introduction The system packet interface level 4 phase 2 (SPI-4.2) specification, defined by
More informationSpaceWire-R DRAFT. SCDHA Issue September 2013
SpaceWire-R DRAFT SCDHA 151-0.3 Issue 0.3 13 September 2013 Takahiro Yamada Japan Aerospace Exploration Agency (JAXA) Institute of Space and Astronautical Science (ISAS) 1 CONTENTS 1. INTRODUCTION... 3
More informationDYNAMIC ENGINEERING 150 DuBois St., Suite C Santa Cruz, CA (831) Fax (831) Est.
DYNAMIC ENGINEERING 150 DuBois St., Suite C Santa Cruz, CA 95060 (831) 457-8891 Fax (831) 457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 User Manual ccpmc-hotlink-ap1 Conduction-Cooled Single-Channel
More informationThis set of Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on PIO 8255 (Programmable Input Output Port).
This set of Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on PIO 8255 (Programmable Input Output Port). 1. Programmable peripheral input-output port is other name for a) serial input-output
More informationMulti-DSP/Micro-Processor Architecture (MDPA)
Multi-DSP/Micro-Processor Architecture (MDPA) Microelectronics Presentation Days 2010 30 March 2010, ESA/ESTEC, Noordwijk T. Helfers; E. Lembke; P. Rastetter; O. Ried Astrium GmbH Content Motivation MDPA
More informationUSB Compliance Checklist
USB Compliance Checklist Peripheral Silicon (excluding hubs) July 19, 1999 USB Device Product Information Date July 19, 1999 Vendor Name Motorola Vendor Street Address Vendor City, State, Zip Vendor Phone
More information6 Remote memory access protocol (normative)
6 Remote memory access protocol (normative) 6.1 General 6.1.1 Purpose The remote memory access protocol (RMAP) has been designed to support a wide range of SpaceWire applications. Its primary purpose however
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationUT54LVDS218 Deserializer Data Sheet September, 2015
Standard Products UT54LVDS218 Deserializer Data Sheet September, 2015 The most important thing we build is trust FEATURES 15 to 75MHz shift clock support 50% duty cycle on receiver output clock Low power
More informationPCI-SIO8BXS-SYNC. Features:
PCI-SIO8BXS-SYNC Eight Channel High Performance Serial I/O PCI Card Featuring /RS232/RS423 Software Configurable Transceivers and 32K Byte Buffers (512K Byte total) The PCI-SI08BXS-SYNC is an eight channel
More informationUART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n
October 2012 Reference Design RD1138 Introduction The Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel conversion on data characters received from a peripheral device or a
More informationNS9360. Errata _F. Release date: March 2008
NS9360 Unused USB module can cause failures SPI boot fails intermittently - updated SPI slave data output high impedance control UART gap timer UART CTS-related transmit data errors Ethernet receive data
More informationGR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES
GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES Session: SpaceWire Components Short Paper Sandi Habinc, Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden sandi@gaisler.com
More informationConfigurable UART with FIFO ver 2.20
D16550 Configurable UART with FIFO ver 2.20 OVERVIEW The D16550 is a soft Core of a Universal Asynchronous Receiver/Transmitter (UART) functionally identical to the TL16C550A. The D16550 allows serial
More informationCPE/EE 421/521 Fall 2004 Chapter 4 The CPU Hardware Model. Dr. Rhonda Kay Gaede UAH. The CPU Hardware Model - Overview
CPE/EE 421/521 Fall 2004 Chapter 4 The 68000 CPU Hardware Model Dr. Rhonda Kay Gaede UAH Fall 2004 1 The 68000 CPU Hardware Model - Overview 68000 interface Timing diagram Minimal configuration using the
More informationSpaceWire-RT. SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers
SpaceWire-RT SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers 1 Overview of SpaceWire-RT Project Aims The SpaceWire-RT research programme aims to: Conceive
More informationInterfacing the Extended Capabilities Port. Table of Contents
Interfacing the Extended Capabilities Port Table of Contents Introduction to the Extended Capabilities Port Page 1 ECP Hardware Properties Page 1 The ECP Handshake Page 2 ECP Forward Data Cycle Page 3
More informationCHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY
CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address
More informationTopics. Interfacing chips
8086 Interfacing ICs 2 Topics Interfacing chips Programmable Communication Interface PCI (8251) Programmable Interval Timer (8253) Programmable Peripheral Interfacing - PPI (8255) Programmable DMA controller
More informationSpaceWire: Key principles brought out from 40 year history
SpaceWire: Key principles brought out from 40 year history SSC06-III-4 Paul Walker, Barry Cook 4Links Limited Bletchley Park, Milton Keynes, England MK3 6ZP; +44 1908 642001 paul, barry,@4links.co.uk ABSTRACT:
More informationBasics of UART Communication
Basics of UART Communication From: Circuit Basics UART stands for Universal Asynchronous Receiver/Transmitter. It s not a communication protocol like SPI and I2C, but a physical circuit in a microcontroller,
More informationChapter 13 Direct Memory Access and DMA-Controlled I/O
Chapter 13 Direct Memory Access and DMA-Controlled I/O The DMA I/O technique provides direct access to the memory while the microprocessor is temporarily disabled This allows data to be transferred between
More informationPCI Express 4-Port Industrial Serial I/O Cards
PCI Express 4-Port Industrial Serial I/O Cards The PCIe-400i and PCIe-400i-SI PCI Express 4-port industrial serial I/O cards are plug & play high-speed serial I/O expansion cards for the PCI Express bus.
More informationProgrammed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2)
Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors 1 Principle of Interrupt-Driven I/O Multiple-Interrupt Systems Priority Interrupt Systems Parallel Priority Interrupts Daisy-Chain
More information16th Microelectronics Workshop Oct 22-24, 2003 (MEWS-16) Tsukuba Space Center JAXA
16th Microelectronics Workshop Oct 22-24, 2003 (MEWS-16) Tsukuba Space Center JAXA 1 The proposed presentation explores the use of commercial processes, including deep-sub micron process technology, package
More informationRad-Hard Microcontroller For Space Applications
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS Rad-Hard Microcontroller For Space Applications Fredrik Johansson
More informationFEC. Front End Control unit for Embedded Slow Control D R A F T. C. Ljuslin C. Paillard
FEC Front End Control unit for Embedded Slow Control C. Ljuslin C. Paillard D R A F T A. M. FECSpecs.doc DRAFT - 0.84 1 7/22/2003 1. DOCUMENT HISTORY 000322 TIMEOUT in status reg 1added 000330 TTCRX_READY
More informationNext Generation Microprocessor Functional Prototype SpaceWire Router Validation Results
Next Generation Microprocessor Functional Prototype SpaceWire Router Validation Results Jonas Ekergarn, Jan Andersson, Andreas Larsson, Daniel Hellström, Magnus Hjorth Aeroflex Gaisler AB Roland Weigand
More informationEuropean LVDS Driver Development and ESCC Evaluation and Qualification
European LVDS Driver Development and ESCC Evaluation and Qualification Aeroflex Gaisler AB Kungsgatan 12, SE-41119 Gothenburg, Sweden info@gaisler.com +46 31 775 86 50 1 Quick introduction ESA Contract
More informationLaboratory Finite State Machines and Serial Communication
Laboratory 11 11. Finite State Machines and Serial Communication 11.1. Objectives Study, design, implement and test Finite State Machines Serial Communication Familiarize the students with Xilinx ISE WebPack
More informationLatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388
August 2006 Technical Note TN1121 Introduction The System Packet Interface, Level 4, Phase 2 (SPI4.2) is a system level interface, published in 2001 by the Optical Internetworking Forum (OIF), for packet
More informationAsynchronous Transmission. Asynchronous Serial Communications & UARTS
Asynchronous Transmission Asynchronous Serial Communications & UARTS 55:036 Embedded Systems and Systems Software asynchronous: transmitter and receiver do not share a common clock or explicitly coordinate
More informationSerial Communication. Simplex Half-Duplex Duplex
1.5. I/O 135 Serial Communication Simplex Half-Duplex Duplex 136 Serial Communication Master-Slave Master Master-Multi-Slave Master Slave Slave Slave (Multi-)Master Multi-Slave Master Slave Slave Slave
More information8/26/2010. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to Three Units of 8085
BLOCK DIAGRAM OF INTEL 8085 GURSHARAN SINGH TATLA Introduction to 8085 It was introduced in 1977. It is 8-bit microprocessor. Its actual name is 8085 A. It is single NMOS device. It contains 6200 transistors
More informationSpaceNet - SpaceWire-T. Initial Protocol Definition
SpaceNet - SpaceWire-T Revision: Draft A Issue 3.1 Date: 24th August 2009 ESA Contract Number 220774-07-NL/LvH Ref: SpW-RT WP3-200.1 Space Technology Centre School of Computing University of Dundee Dundee,
More informationIntroduction to the PCI Interface. Meeta Srivastav
Introduction to the PCI Interface Meeta Srivastav 4 th March, 2005 Talk layout BUS standards PCI Local Bus PCI protocol Special Cases Electrical and Mechanical Specifications Other Topics 2 Inside a Computer
More informationcpci-dart Base-Board & Daughter-Board
DYNAMIC ENGINEERING 150 DuBois, Suite C Santa Cruz, CA 95060 (831) 457-8891 Fax (831) 457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 User Manual cpci-dart Base-Board & Daughter-Board Eight-Channel
More information