DS89C420 Ultra High-Speed Microcontroller User s Guide

Size: px
Start display at page:

Download "DS89C420 Ultra High-Speed Microcontroller User s Guide"

Transcription

1 DS89C42 Ultra High-Speed Microcontroller User s Guide SECTION 1: INTRODUCTION The Dallas Semiconductor DS89C42 is an 851-compatible microcontroller that provides improved performance and power consumption when compared to the original 851 version. It retains instruction set and object code compatibility with the 851, yet performs the same operations in fewer clock cycles. Consequently, greater throughput is possible for the same crystal speed. As an alternative, the DS89C42 can be run at a reduced frequency to save power. The more efficient design allows a much slower crystal speed to get the same results as an original 851, using much less power. The fundamental innovation of the DS89C42 is the use of only one clock per instruction cycle compared with twelve for the original 851. This results in up to 12 times improvement in performance over the original 851 architecture and up to 4 times improvement over other Dallas Semiconductor High-Speed Microcontrollers. The DS89C42 provides several peripherals and features in addition to all of the standard features of an 8C32. These include 16KB of on-chip flash memory, 1KB of on-chip RAM, 4 eight bit I/O ports, three 16-bit timer/counters, two on-chip UARTs, dual data pointers, an on-chip watchdog timer, 5 levels of interrupt priority, and a crystal multiplier. The device provides 256 bytes of RAM for variables and stack. 128 bytes can be reached using direct or indirect addressing and 128 using only indirect addressing. In addition to improved efficiency, the DS89C42 can operate at a maximum clock rate of 33 MHz. Combined with the 12 times performance, this allows for a maximum performance of 33 MIPs. This level of computing power is comparable to many 16-bit processors, but without the added expense and complexity if implementing a 16-bit interface. The DS89C42 incorporates a Power Management Mode which allows the device to dynamically vary the internal clock speed from 1 clock per cycle (default) to 124 clocks per cycle. Because power consumption is directly proportional to clock speed, the device can reduce its operating frequency during periods of little or no activity. This greatly reduces power consumption. The switch-back feature allows the device to quickly return to highest speed operation upon receipt of an interrupt or serial port activity, allowing the device to respond to external events while in Power Management Mode. 1 of

2 DS89C42 Ultra High-Speed Microcontroller User s Guide SECTION 2: ORDERING INFORMATION The DS89C42 family follows the part numbering convention shown below. Note that not all combinations of devices may be currently available. Contact a Maxim / Dallas Semiconductor Sales Office for up to date details. DS89C42-QCL SPEED: L 33 MHz TEMPERATURE: C C to 7 C N -4 C to 85 C PACKAGE: M PDIP Q PLCC E Thin Quad Flat Pack (TQFP) OPERATING VOLTAGE: +5V MEMORY TYPE: 9 Flash 2 of 192

3 DS89C42 Ultra High-Speed Microcontroller User s Guide SECTION 3:ARCHITECTURE The DS89C42 Architecture is based on the industry standard 87C52 and executes the standard 851 instruction set. The core is an accumulator based architecture using internal registers for data storage and peripheral control. This section provides a brief description of each architecture feature. Details concerning the programming model, instruction set, and register description are provided in Section 4. ALU The ALU is responsible for math functions, comparisons, and general decision making in the DS89C42. The ALU is not explicitly used by software. Instruction decoding prepares the ALU automatically and passes it the appropriate data. The ALU primarily uses two special function registers (SFRs) as the source and destination for all operations. These are the Accumulator and B register. The ALU also provides status information in the Program Status Register. The SFRs are described below. SPECIAL FUNCTION REGISTERS All peripherals and operations that are not explicitly controlled by instructions in the DS89C42 are controlled via Special Function Registers (SFRs). All SFRs are described in Section 4. The most commonly used registers that are basic to the architecture are also described below. Accumulator The Accumulator is the primary register used in the DS89C42. It is a source and destination for many operations involving math, data movement, and decisions. Although it can be bypassed, most high-speed instructions require the use of the Accumulator (A or ACC) as one argument. B Register The B register is used as the second 8-bit argument in multiply and divide operations. When not used for these purposes, the B register can be used as a general purpose register. Program Status Word The Program Status Word holds a selection of bit flags that include the Carry Flag, Auxiliary Carry Flag, General Purpose Flag, Register Bank Select, Overflow Flag, and Parity Flag. Data Pointer(s) The Data Pointers (DPTR and DPTR1) are used to assign a memory address for the MOVX instructions. This address can point to a data memory location, either on- or off-chip, or a memory mapped peripheral. When moving data from one memory area to another or from memory to a memory mapped peripheral, a pointer is needed for both the source and destination. The user can select the active pointer via a dedicated SFR bit (Sel =DPS.), or can activate an automatic toggling feature for altering the pointer selection (TSL=DPS.5). An additional feature if selected, provides automatic incrementing or decrementing of the current DPTR. Stack Pointer The Stack Pointer denotes the register location at the top of the Stack, which is the last used value. The user can place the Stack anywhere in the scratchpad RAM by setting the Stack Pointer to the desired location, although the lower bytes are normally used for working registers. 2 of 192

4 DS89C42 Ultra High-Speed Microcontroller User s Guide I/O Ports The DS89C42 offers four 8-bit I/O ports. Each I/O port is represented by an SFR location, and can be written or read. The I/O port has a latch that contains the value written by software. In general, software reads the state of external pins during a read operation. Timer/Counters Three 16-bit Timer/Counters are available in the DS89C42. Each timer is contained in two SFR locations that can be written or read by software. The timers are controlled by other SFRs described in Section 4. UARTs The DS89C42 provides two UARTs which are controlled and accessed by SFRs. Each UART has an address that is used to read and write the UART. The same address is used for both read and write operations, and the read and write operations are distinguished by the instruction. Each UART is controlled by its own SFR control register. SCRATCHPAD REGISTERS (RAM) The High-Speed Core provides 256 bytes of Scratchpad RAM for general purpose data and variable storage. The first 128 bytes are directly available to software. The second 128 are available through indirect addressing discussed below. Selected portions of this RAM have other optional functions. Stack The stack is a RAM area that the DS89C42 uses to store return address information during Calls and Interrupts. The user can also place variables on the stack when necessary. The Stack Pointer designates the RAM location that is the top of the stack. Thus, depending on the value of the Stack Pointer, the stack can be located anywhere in the 256 bytes of RAM. A common location would be in the upper 128 bytes of RAM, as these locations are accessible through indirect addressing only. Working Registers The first thirty-two bytes of the Scratchpad RAM can be used as four banks of eight Working Registers for high speed data movement. Using four banks, software can quickly change context by simply changing to a different bank. In addition to the Accumulator, the Working Registers are commonly used as data source or destination. Some of the Working Registers can also be used as pointers to other RAM locations (indirect addressing). PROGRAM COUNTER The Program Counter (PC) is a 16-bit value that designates the next program address to be fetched. Onchip hardware automatically increments the PC value to move to the next ROM location. ADDRESS/DATA BUS The DS89C42 addresses a 64KB program and 64KB data memory area which resides in a combination of internal and external memory. When external memory is accessed, Ports and 2 are used as a multiplexed address and data bus. The DS89C42 supports three external memory bus structures. The non-page mode (traditional 851) bus structure provides the address MSB on Port 2 and multiplexes Port between address LSB and data. The page mode 1 bus structure uses Port exclusively for data and 3 of 192

5 DS89C42 Ultra High-Speed Microcontroller User s Guide multiplexes Port 2 between address MSB and address LSB. The page mode 2 bus structure uses Port exclusively for address LSB and multiplexes Port 2 between address MSB and data. These addressing modes are detailed later in the User Guide. WATCHDOG TIMER The Watchdog Timer provides a supervisory function for applications that cannot afford to run out of control. The Watchdog Timer is a programmable free running timer. If allowed to reach the termination of its count, if enabled, the Watchdog will reset the CPU. Software must prevent this by clearing or resetting the Watchdog prior to its time-out. POWER MONITOR The DS89C42 incorporates a band-gap reference and analog circuitry to monitor the power supply conditions. When V CC begins to drop out of tolerance, the Power Monitor will issue an optional early warning Power-fail interrupt. If power continues to fall, the Power Monitor will invoke a reset condition. This will remain until power returns to normal operating voltage. The Power Monitor also functions on power-up, holding the microcontroller in a reset state until power is stable. INTERRUPTS The DS89C42 is capable of evaluating thirteen interrupt sources simultaneously. Each interrupt has an associated interrupt vector, flag, priority, and enable. These interrupts can be globally enabled or disabled. TIMING CONTROL The DS89C42 provides an on-chip oscillator for use with an external crystal. This can be bypassed by injecting a clock source into the XTAL 1 pin. The clock source is used to create machine cycle timing (four clocks), ALE, PSEN, Watchdog, Timer, and serial baud rate timing. In addition, an on-chip ring oscillator can be used to provide an approximately 1 MHz clock source. A frequency multiplier feature is included which can be selected by SFR control to multiply the input clock source by either 2 or 4. This allows lower frequency (and cost) crystals to be used while still allowing internal operation up to the full 33 MHz limit. FLASH MEMORY On-chip program memory is impemented in 16KB of Flash Memory. This can be programmed in system with the standard 5 volt V CC supply under the control of the user software (in-application), or via a serial port (in-system) using a built-in program memory Loader (ROM Loader) or by a standard Flash or EPROM programmer. Full programming details are given in Section 15. The DS89C42 incorporates a Memory Management Unit (MMU) and other hardware to support any of the three programming methods. The MMU controls program and data memory access, and provides sequencing and timing controls for programming of the on-chip program memory. There is also a separate Security Flash block which is used to support a standard three-level lock, a 64-byte encryption array and other Flash options. The full on-chip program memory range can be fetched by the processor automatically. Reset routines and all interrupt vectors are located in the lower 128 bytes of the on-chip program memory area. 4 of 192

6 5 of 192 DS89C42 Ultra High-Speed Microcontroller User s Guide SECTION 4: PROGRAMMING MODEL This section provides a programmer s overview of the Ultra High-Speed Microcontroller core. It includes information on the memory map, on-chip RAM, Special Function Registers (SFRs), and instruction set. The programming model of the Ultra High-Speed Microcontroller is very similar to that of the industry standard 8C52. The memory map is identical. It uses the same instruction set, with improved instruction timing. Several new SFRs have been added. MEMORY ORGANIZATION The Ultra High-Speed Microcontroller, like the 852, uses several distinct memory areas. These areas include Registers, program memory, and data memory. Registers serve to control on-chip peripherals and as RAM. Note that registers (on-chip RAM) are separate from data memory. Registers are divided into three categories including directly addressed on-chip RAM, indirectly addressed on-chip RAM, and Special Function Registers. The program and data memory areas are discussed under Memory Map. The Registers are discussed under Register Map. MEMORY MAP The Ultra High-Speed Microcontroller uses a memory addressing scheme that separates program memory from data memory. Each area is 64KB beginning at address h and ending at FFFFh as shown in Figure 4-1. The program and data segments can overlap since they are accessed in different ways. Program memory is fetched by the microcontroller automatically. These addresses are never written by software. In fact, there are no instructions that allow the program area to be written. There is one instruction (MOVC) that is used to explicitly read the program area. This is commonly used to read lookup tables. The data memory area is accessed explicitly using the MOVX instruction. This instruction provides multiple ways of specifying the target address. It is used to access the 64KB of data memory. The address and data range of devices with on-chip program and data memory overlap the 64K memory space. When on-chip memory is enabled, accessing memory in the on-chip range will cause the device to access internal memory. Memory accesses beyond the internal range will be addressed externally via ports and 2. The ROMSIZE feature allows software to dynamically configure the maximum address of on-chip program memory. This allows the device to act as a bootstrap loader for an external Flash or Nonvolatile SRAM. Secondly, this method can also be used to increase the amount of available program memory from 64KB to 8KB without bank switching. For more information on this feature, please consult Section 6. Program and data memory can also be increased beyond the 64KB limit using bank switching techniques. This is described in Application Note 81, Memory Expansion with the High-Speed Microcontroller family. REGISTER MAP The Register Map is illustrated in Figure 4-2. It is entirely separate from the program and data memory areas mentioned above. A separate class of instructions is used to access the registers. There are 256 potential register location values. In practice, the Ultra High-Speed Microcontroller has 256 bytes of Scratchpad RAM and up to 128 Special Function Registers (SFRs). This is possible since the upper 128 Scratchpad RAM locations can only be accessed indirectly. That is, the contents of a Working Register (R or R1) or the stack pointer (described below) will designate the RAM location. A direct reference to one of the lower 128 addresses (-7Fh) will access the Scratchpad RAM. A direct reference to one of the

7 DS89C42 Ultra High-Speed Microcontroller User s Guide upper 128 addresses (8h - FFh) must be an SFR access. In contrast, indirect references can access the entire Scratchpad RAM range (h-ffh). Scratchpad RAM is available for general purpose data storage. It is commonly used in place of off-chip RAM when the total data contents are small. When off-chip RAM is needed, the Scratchpad area will still provide the fastest general purpose access. Within the 256 bytes of RAM, there are several special purpose areas. These are described as follows: Bit Addressable Locations In addition to direct register access, some individual bits are also accessible. These are individually addressable bits in both the RAM and SFR area. In the Scratchpad RAM area, registers 2h to 2Fh are bit addressable. This provides 128 (16 * 8) individual bits available to software. A bit access is distinguished from a full register access by the type of instruction. Addressing modes are discussed later in this section. In the SFR area, any register location ending in a or 8 is bit addressable. Figure 4-3 shows details of the on-chip RAM addressing including the locations of individual RAM bits. Working Registers As part of the lower 128 bytes of RAM, there are four banks of Working Registers (8 bytes each). The Working registers are general purpose RAM locations that can be addressed in a special way. They are designated R through R7. Since there are four banks, the currently selected bank will be used by any instruction using R-R7. This allows software to change context by simply switching banks. This is controlled via the Program Status Word register in the SFR area described below. The Working Registers also allow their contents to be used for indirect addressing of the upper 128 bytes of RAM. Thus an instruction can designate the value stored in R (for example) to address the upper RAM. This value might be the result of another calculation. Stack Another use of the Scratchpad area is for the programmer s stack. This area is selected using the Stack Pointer (SP;81h) SFR. Whenever a call or interrupt is invoked, the return address is placed on the Stack. It also is available to the programmer for variables, etc. since the Stack can be moved, there is no fixed location within the RAM designated as Stack. The Stack Pointer will default to 7h on reset. The user can then move it as needed. A convenient location would be the upper RAM area (>7Fh) since this is only available indirectly. The SP will point to the last used value. Therefore, the next value placed on the Stack is put at SP + 1. Each PUSH or CALL will increment the SP by the appropriate value. Each POP or RET will decrement as well. MEMORY MAP Figure 4-1 FFFFh PROGRAM MEMORY DATA MEMORY 64K h 6 of 192

8 DS89C42 Ultra High-Speed Microcontroller User s Guide REGISTER MAP Figure 4-2 FFh 7Fh INDIRECT RAM DIRECT SPECIAL FUNCTION REGISTERS FFh 7Fh h DIRECT RAM SCRATCHPAD REGISTER ADDRESSING Figure 4-3 FFh INDIRECT RAM 7Fh DIRECT RAM 2Fh 7F 7E 7D 7C 7B 7A Eh Dh 6F 6E 6D 6C 6B 6A Ch Bh 5F 5E 5D 5C 5B 5A Ah h 4F 4E 4D 4C 4B 4A h h 3F 3E 3D 3C 3B 3A h h 2F 2E 2D 2C 2B 2A h h 1F 1E 1D 1C 1B 1A h h F E D C B A 9 8 2h Fh BANK 3 18h 17h BANK 2 1h Fh BANK 1 8h 7h BANK h MSB LSB 7 of 192

9 DS89C42 Ultra High-Speed Microcontroller User s Guide ADDRESSING MODES The Ultra High-Speed Microcontroller uses the standard 851 instruction set which is supported by a wide range of third party assemblers and compilers. Like the 851, the Ultra High-Speed Microcontroller uses three memory areas. These are program memory, data memory, and Registers. The program and data areas are 64KB each. They extend from h to FFFFh. The register areas are located between h and FFh, but do not overlap with the program and data segments. This is because the Ultra High-Speed Microcontroller uses different modes of addressing to reach each memory segment. These modes are described below. Program memory is the area from which all instructions are fetched. It is inherently read only. This is because the 851 instruction set provides no instructions that write to this area. Read/write access is for data memory and Registers only. No special action is required to fetch from program memory. Each instruction fetch will be performed automatically by the on-chip CPU. In versions that contain on chip memory, the hardware will decide whether the fetch is on-chip or off-chip based on the address. Explicit addressing modes are needed for the data memory and register areas. These modes determine which register area is accessed or if off-chip data memory is used. The Ultra High-Speed Microcontroller supports eight addressing modes. They are: Register Addressing Direct Addressing Register Indirect Addressing Immediate Addressing Register Indirect Addressing with Displacement Relative Addressing Page Addressing Extended Addressing Five of the eight are used to address operands. The remainder are used for program control and branching. When writing assembly language instructions that use arguments, the convention is destination, source. Each mode of addressing is summarized below. Note that many instructions (such as ADD) have multiple addressing modes available. 8 of 192

10 DS89C42 Ultra High-Speed Microcontroller User s Guide Register Addressing Register Addressing is used for operands that are located in one of the eight Working Registers (R7-R). The eight Working Registers can be located in one of four Working Register banks found in the lower 32 bytes of Scratchpad RAM, as determined by the current register bank select bits. A register bank is selected using two bits in the Program Status Word (PSW;Dh). This addressing mode is powerful, since it uses the active bank without knowing which bank is selected. Thus one instruction can have multiple uses by simply switching banks. Register Addressing is also a high-speed instruction, requiring only one machine cycle. Two examples of Register Addressing are provided below. ADD A, R4 ;Add register R4 to Accumulator INC R2 ;Increment the value in register R2 In the first case, the value in R4 is the source of the operation. In the later, R2 is the destination. These instructions do not consider the absolute address of the register. They will act on whichever bank has been selected. Any Working Register may also be accessed by Direct Addressing, described below. To do this, the absolute address must be specified. Direct Addressing Direct Addressing is the mode used to access the entire lower 128 bytes of Scratchpad RAM and the SFR area. It is commonly used to move the value in one register to another. Two examples are shown below. MOV MOV 72h, 74h ;Move the value in register 74 to ;register 72. 9h, 2h ;Move the value in register 2 to ;the SFR at 9h (Port 1) Note that there is no instruction difference between a RAM access and an SFR access. The SFRs are simply register locations above 7Fh. Direct Addressing also extends to bit addressing. There is a group of instructions that explicitly use bits. The address information provided to such an instruction is the bit location, rather than the register address. Registers between 2h and 2Fh contain bits that are individually addressable. SFRs that end in or 8 are bit addressable. An example of Direct Bit Addressing is as follows. SETB h ;Set bit in the RAM. This is the ;LSb of the register at address 2h ;as shown earlier in this section. MOV C, B7h ;Move the contents of bit B7 to the ;Carry flag. Bit B7 is the MSb of ;register B (Port 3). 9 of 192

11 DS89C42 Ultra High-Speed Microcontroller User s Guide Register Indirect Addressing This mode is used to access the Scratchpad RAM locations above 7Fh. It can also be used to reach the lower RAM (h - 7Fh) if needed. The address is supplied by the contents of the Working Register specified in the instruction. Thus one instruction can be used to reach many values by altering the contents of the designated Working Register. Note that in general, only R and R1 can be used as pointers. An example of Register Indirect Addressing is as follows. ANL ;Logical AND the Accumulator ;with the contents of the register ;pointed to by the value stored in R. This mode is also used for Stack manipulation. This is because all Stack references are directed by the value in the Stack Pointer register. The Push and Pop instructions use this method of addressing. An example is as follows. PUSH A ;Saves the contents of the ;accumulator on the stack. Register Indirect Addressing is used for all off-chip data memory accesses. These involve the MOVX instruction. The pointer registers can be R, R1, DPTR and DPTR1. Both R and R1 reside in the Working Register area of the Scratchpad RAM. They can be used to reference a 256 byte area of off-chip data memory. When using this type of addressing, the upper address byte is supplied by the value in the Port 2 latch. This value must be selected by software prior to the MOVX instruction. An example is as follows. A ;Write the value in the accumulator ;to the address pointed to by R in ;the page pointed to by P2. The 16-bit Data pointers (DPTRs) can be used as an absolute off-chip reference. This gives access to the entire 64KB data memory map. An example is as follows. A ;Write the value in the accumulator ;to the address referenced by the ;selected data pointer. Immediate Addressing Immediate Addressing is used when one of the operands is predetermined and coded into the software. This mode is commonly used to initialize SFRs and to mask particular bits without affecting others. An example is as follows. ORL A, #4h ;Logical OR the Accumulator with 4h. 1 of 192

12 DS89C42 Ultra High-Speed Microcontroller User s Guide Register Indirect with Displacement Register Indirect Addressing with Displacement is used to access data in lookup tables in program memory space. The location is created using a base address with an index. The base address can be either the PC or the DPTR. The index is the accumulator. The result is stored in the accumulator. An example is as follows. MOVC +DPTR ;Load the accumulator with the contents of program memory ;pointed to by the contents of the DPTR plus the value in ;the accumulator. Relative Addressing Relative Addressing is used to determine a destination address for Conditional branch. Each of these instructions includes an 8-bit value that contains a two s complement address offset ( 127 to +128) which is added to the PC to determine the destination address. This destination is branched to when the tested condition is true. The PC points to the program memory location immediately following the branch instruction when the offset is added. If the tested condition is not true, the next instruction is performed. An example is as follows. JZ $ 2 ;Branch to the location (PC+2) 2 ;if the contents of the accumulator =. Page Addressing Page Addressing is used by the Branching instructions to specify a destination address within the same 2KB block as the next contiguous instruction. The full 16-bit address is calculated by taking the five highest order bits for the next instruction (PC+2) and concatenating them with the lowest order 11 bit field contained in the current instruction. An example is as follows. 87h ACALL 1h ;Call to the subroutine at address 1h plus the ;current page address. In this example, the current page address is 8h, so the destination address is 9h. Extended Addressing Extended Addressing is used by the Branching instructions to specify a 16-bit destination address within the 64KB address space. The destination address is fixed in software as an absolute value. An example is as follows. LJMP F732h ;Jump to address F732h. 11 of 192

13 DS89C42 Ultra High-Speed Microcontroller User s Guide PROGRAM STATUS FLAGS All Program Status Flags are contained in the Program Status Word at SFR location Dh. It contains flags that reflect the status of the CPU and the result of selected operations. The flags are summarized below. The following table shows the instructions that affect each flag. Bit Description : PSW.7 Carry PSW.6 Auxiliary Carry PSW.2 Overflow PSW. Parity C Set when the previous operation resulted in a carry (during addition) or a borrow (during subtraction), otherwise cleared. AC Set when the previous operation resulted in a carry (during addition) or a borrow (during subtraction) from the high order nibble. Otherwise cleared. OV For addition, set when a carry was generated into a high order bit (bit 6 or bit 7), but not a carry out of the same high order bit. For subtraction, OV set if a borrow is needed into a high order bit (bit 6 or bit 7), but not into the other high order bit. For multiplication, OV is set when the product exceeds FFh. For division, OV is always cleared. P Set to logic 1 to indicate an odd number of ones in the accumulator (odd parity). Cleared for an even number of ones. This produces even parity. All of these bits are cleared to a logic for all resets. INSTRUCTIONS THAT AFFECT FLAG SETTINGS Table 4-1 INSTRUCTION FLAGS INSTRUCTION FLAGS C OV AC C OV AC ADD X X X CLR C ADDC X X X CPL C X SUBB X X X ANL C, bit X MUL X ANL C, bit X DIV X ORL C, bit X DA X ORL C, bit X RRC X MOV C, bit X RLC X CJNE X SETB C 1 X indicates the modification is according to the result of the instruction. 12 of 192

14 DS89C42 Ultra High-Speed Microcontroller User s Guide SPECIAL FUNCTION REGISTERS The DS89C42, like the 851, uses Special Function Registers (SFRs) to control peripherals and modes. In many cases, an SFR will control individual functions or report status on individual functions. The SFRs reside in register locations 8h-FFh and are reached using direct addressing. SFRs that end in or 8 are bit addressable. All standard SFR locations from the original 851 are duplicated in the DS89C42, with several additions. Tables are provided to illustrate the locations of the SFRs for the DS89C42 device and the default reset conditions of all SFR bits. Detailed descriptions of each Special Function Register follow. 13 of 192

15 DS89C42 Ultra High-Speed Microcontroller User s Guide DS89C42 SPECIAL FUNCTION REGISTER LOCATIONS REGISTER ADDRESS BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT P 8h P.7 P.6 P.5 P.4 P.3 P.2 P.1 P. SP 81h DPL 82h DPH 83h DPL1 84h DPH1 85h DPS 86h ID1 ID TSL AID SEL PCON 87h SMOD_ SMOD OFDF OFDE GF1 GF STOP IDLE TCON 88h TF1 TR1 TF TR IE1 IT1 IE IT TMOD 89h GATE C/ T M1 M GATE C/ T M1 M TL 8Ah TL1 8Bh TH 8Ch TH1 8Dh CKCON 8Eh WD1 WD T2M T1M TM MD2 MD1 MD P1 9h P1.7 P1.6 P1.5 P1.4 P1.3 P1.2 P1.1 P1. EXIF 91h IE5 IE4 IE3 IE2 CKRY RGMD RGSL BGS CKMOD 96h T2MH T1MH TMH SCON 98h SM/FE_ SM1_ SM2_ REN_ TB8_ RB8_ TI_ RI_ SBUF 99h ACON 9Dh PAGEE PAGES1 PAGES P2 Ah P2.7 P2.6 P2.5 P2.4 P2.3 P2.2 P2.1 P2. IE A8h EA ES1 ET2 ES ET1 EX1 ET EX SADDR A9h SADDR1 AAh P3 Bh P3.7 P3.6 P3.5 P3.4 P3.3 P3.2 P3.1 P3. IP1 B1h - MPS1 MPT2 MPS MPT1 MPX1 MPT MPX IP B8h - LPS1 LPT2 LPS LPT1 LPX1 LPT LPX SADEN B9h SADEN1 BAh SCON1 Ch SM/FE_1 SM1_1 SM2_1 REN_1 TB8_1 RB8_1 TI_1 RI_1 SBUF1 C1h ROMSIZE C2h PRAME RMS2 RMS1 RMS PMR C4h CD1 CD SWB CTM 4X/ 2X ALEON DME1 DME STATUS C5h PIS2 PIS1 PIS - SPTA1 SPRA1 SPTA SPRA TA C7h T2CON C8h TF2 EXF2 RCLK TCLK EXEN2 TR2 C/ T2 CP/ RL2 T2MOD C9h T2OE DCEN RCAP2L CAh RCAP2H CBh TL2 CCh TH2 CDh PSW Dh CY AC F RS1 RS OV F1 P FCNTL D5h FBUSY FERR FC3 FC2 FC1 FC FDATA D6h WDCON D8h SMOD_1 POR EPFI PFI WDIF WTRF EWT RWT ACC Eh EIE E8h EWDI EX5 EX4 EX3 EX2 B Fh EIP1 F1h MPWDI MPX5 MPX4 MPX3 MPX2 EIP F8h LPWDI LPX5 LPX4 LPX3 LPX2 Shaded bits are Timed Access protected 14 of 192

16 DS89C42 Ultra High-Speed Microcontroller User s Guide DS89C42 SPECIAL FUNCTION REGISTER RESET VALUES REGISTER ADDRESS BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT P 8h SP 81h DPL 82h DPH 83h DPL1 84h DPH1 85h DPS 86h 1 PCON 87h Special Special TCON 88h TMOD 89h TL 8Ah TL1 8Bh TH 8Ch TH1 8Dh CKCON 8Eh 1 P1 9h EXIF 91h Special Special Special CKMOD 96h SCON 98h SBUF 99h ACON 9Dh P2 Ah IE A8h SADDR A9h SADDR1 AAh P3 Bh IP1 B1h 1 IP B8h 1 SADEN B9h SADEN1 BAh SCON1 Ch SBUF1 C1h ROMSIZE C2h PMR C4h 1 STATUS C5h 1 TA C7h T2CON C8h T2MOD C9h RCAP2L CAh RCAP2H CBh TL2 CCh TH2 CDh PSW Dh FCNTL D5h FDATA D6h WDCON D8h Special Special Special Special ACC Eh EIE E8h B Fh EIP1 F1h EIP F8h of 192

17 DS89C42 Ultra High-Speed Microcontroller User s Guide SPECIAL FUNCTION REGISTERS Most of the unique features of the Ultra High-Speed Microcontroller family are controlled by bits in special function registers (SFRs) located in unused locations in the 851 SFR map. This allows for increased functionality while maintaining complete instruction set compatibility. The description for each bit indicates its read and write access, as well as its state after a power on reset. Port (P) SFR 8h P.7 P.6 P.5 P.4 P.3 P.2 P.1 P. RW-1 RW-1 RW-1 RW-1 RW-1 RW-1 RW-1 RW-1 R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset P.7- Port. This port functions according to the table below where PAGEE = ACON.7 and PAGES = ACON.6-5 PAGEE PAGES Port Function xx General Purpose I/ (code execution < ROMSIZE.2-) xx Multiplexed Address LSB / Data (code execution > ROMSIZE.2-) 1, 1, 1 Data 1 11 Address LSB When serving as general purpose I/O, the port is open-drain and requires pullups. Writing a 1 to one of the bits of this register configures the associated port pin as an input. All read operations, with the exception of Read-Modify- Write instructions, will leave the port latch unchanged. During external memory addressing and data memory write cycles, the port has high and low drive capability. During external memory data read cycles, the port will be held in a high impedance state. Stack Pointer (SP) SFR 81h SP.7 SP.6 SP.5 SP.4 SP.3 SP.2 SP.1 SP. RW- RW- RW- RW- RW- RW-1 RW-1 RW-1 R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset SP.7- Bits 7- Stack Pointer. This stack pointer is written by software to identify the location where the stack will begin. The stack pointer is incremented before every PUSH operation and is decremented following every POP operation. This register defaults to 7h after reset. 16 of 192

18 DS89C42 Ultra High-Speed Microcontroller User s Guide Data Pointer Low (DPL) SFR 82h PDL.7 PDL.6 PDL.5 PDL.4 PDL.3 PDL.2 PDL.1 PDL. RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset DPL.7- Bits 7- Data Pointer Low. This register is the low byte of the standard 8C32 16-bit data pointer. DPL and DPH are used to point to non-scratchpad data RAM. Data Pointer High (DPH) SFR 83h DPH.7 DPH.6 DPH.5 DPH.4 DPH.3 DPH.2 DPH.1 DPH. RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset DPH.7- Bits 7- Data Pointer High. This register is the high byte of the standard 8C32 16-bit data pointer. DPL and DPH are used to point to non-scratchpad data RAM. Data Pointer Low 1 (DPL1) SFR 84h DPL1.7 DPL1.6 DPL1.5 DPL1.4 DPL1.3 DPL1.2 DPL1.1 DL1H. RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset DPL1.7- Bits 7- Data Pointer Low 1. This register is the low byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.) is set, DPL1 and DPH1 are used in place of DPL and DPH during DPTR operations. Data Pointer High 1 (DPH1) SFR 85h DPH1.7 DPH1.6 DPH1.5 DPH1.4 DPH1.3 DPH1.2 DPH1.1 DPH1. RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset DPH1.7- Bits 7- Data Pointer High 1. This register is the high byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.) is set, DPL1 and DPH1 are used in place of DPL and DPH during DPTR operations. 17 of 192

19 DS89C42 Ultra High-Speed Microcontroller User s Guide Data Pointer Select (DPS) SFR 86h ID1 ID TSL AID SEL RW- RW- RW- R- R- R-1 R- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset ID1 Bit 7 Increment / Decrement Select for DPTR1. This bit determines the effect of the INC DPTR instruction on DPTR1 when selected (SEL=1) as the active data pointer. = INC DPTR increments DPTR1 (default) 1 = INC DPTR decrements DPTR1 ID Bit 6 Increment / Decrement Select for DPTR. This bit determines the effect of the INC DPTR instruction on DPTR when selected (SEL=) as the active data pointer. = INC DPTR increments DPTR (default) 1 = INC DPTR decrements DPTR TSL Bit 5 Toggle Select. When clear (=), DPTR related instructions do not affect the SEL bit. When set (=1), the SEL bit is toggled following execution of any of the below DPTR related instructions: INC DPTR MOV DPTR, #data16 MOVC MOVX A AID Bit 4 Auto Increment/Decrement Enable. When set, the active data pointer is automatically incremented or decremented (as determined by ID1, ID bit settings) following execution of any of the below DPTR related instructions: MOVC MOVX A Bits 3-1 Reserved. These bits will read 1b. SEL Bit Data Pointer Select. This bit selects the active data pointer. = Instructions that use the DPTR will use DPL and DPH. 1= Instructions that use the DPTR will use DPL1 and DPH1. 18 of 192

20 DS89C42 Ultra High-Speed Microcontroller User s Guide Power Control (PCON) SFR 87h SMOD_ SMOD OFDF OFDE GF1 GF STOP IDLE RW- RW- RW-* RW-* RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset, *=see description SMOD_ Bit 7 Serial Port Baud Rate Doubler Enable. This bit enables/disables the serial baud rate doubling function for Serial Port. = Serial Port baud rate will be that defined by baud rate generation equation. 1 = Serial Port baud rate will be double that defined by baud rate generation equation. SMOD Bit 6 Framing Error Detection Enable. When clear (=), SCON1.7 and SCON.7 serve as mode select bit SM for the respective Serial Ports. When set (=1), SCON1.7 and SCON.7 report whether a Framing Error has been detected. OFDF Bit 5 Oscillator Fail Detect Flag. When OFDE=1, this flag will be set if a reset condition is generated due to oscillator failure. This bit is cleared on a Power On Reset and is unchanged by other reset sources. This bit must be cleared by software. OFDE Bit 4 GF1 Bit 3 GF Bit 2 STOP Bit 1 IDLE Bit Oscillator Fail Detect Enable. When set (=1), the oscillator fail detect circuitry and flag generation are enabled. An oscillator fail detection will occur if the crystal oscillator falls below ~2 KHz. An oscillator fail detection will not occur if the oscillator is halted through software setting of the STOP bit (PCON.1) or when running from the internal ring oscillator source. When clear (=), the oscillator fail detect circuitry is disabled. General Purpose User Flag 1. This is a general purpose flag for software control. General Purpose User Flag. This is a general purpose flag for software control. Stop Mode Select. Setting this bit will stop program execution, halt the CPU oscillator, and internal timers, and place the CPU in a low-power mode. This bit will always be read as a. Setting both the STOP bit and the IDLE bit will cause the device to enter Stop Mode, however doing this is not advised. Idle Mode Select. Setting this bit will stop program execution but leave the CPU oscillator, timers, serial ports, and interrupts active. This bit will always be read as a. Setting both the STOP bit and the IDLE bit will cause the device to enter Stop Mode, however doing this is not advised. 19 of 192

21 DS89C42 Ultra High-Speed Microcontroller User s Guide Timer/Counter Control (TCON) SFR 88h TF1 TR1 TF TR IE1 IT1 IE IT RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset TF1 Bit 7 TR1 Bit 6 TF Bit 5 TR Bit 4 IE1 Bit 3 IT1 Bit 2 IE Bit 1 IT Bit Timer 1 Overflow Flag. This bit indicates when Timer 1 overflows its maximum count as defined by the current mode. This bit can be cleared by software and is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine. = No Timer 1 overflow has been detected. 1 = Timer 1 has overflowed its maximum count. Timer 1 Run Control. This bit enables/disables the operation of Timer 1. = Timer 1 is halted. 1 = Timer 1 is enabled. Timer Overflow Flag. This bit indicates when Timer overflows its maximum count as defined by the current mode. This bit can be cleared by software and is automatically cleared when the CPU vectors to the Timer interrupt service routine or by software. = No Timer overflow has been detected. 1 = Timer has overflowed its maximum count. Timer Run Control. This bit enables/disables the operation of Timer. = Timer is halted. 1 = Timer is enabled. Interrupt 1 Edge Detect. This bit is set when an edge/level of the type defined by IT1 is detected. If IT1=1, this bit will remain set until cleared in software or the start of the External Interrupt 1 service routine. If IT1=, this bit will inversely reflect the state of the INT1 pin. Interrupt 1 Type Select. This bit selects whether the INT1 pin will detect edge or level triggered interrupts. = INT1 is level triggered. 1 = INT1 is edge triggered. Interrupt Edge Detect. This bit is set when an edge/level of the type defined by IT is detected. If IT=1, this bit will remain set until cleared in software or the start of the External Interrupt service routine. If IT=, this bit will inversely reflect the state of the INT pin Interrupt Type Select. This bit selects whether the INT pin will detect edge or level triggered interrupts. = INT is level triggered. 1 = INT is edge triggered. 2 of 192

22 DS89C42 Ultra High-Speed Microcontroller User s Guide Timer Mode Control (TMOD) SFR 89h GATE C/T M1 M GATE C/T M1 M RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset GATE Bit 7 C/ T Bit 6 M1, M Bits 5-4 GATE Bit 3 C/ T Bit 2 M1, M Bits 1- Timer 1 Gate Control. This bit enable/disables the ability of Timer 1 to increment. = Timer 1 will clock when TR1=1, regardless of the state of INT. 1 = Timer 1 will clock only when TR1=1 and INT1=1. Timer 1 Counter/Timer Select. = Timer 1 is incremented by internal clocks. 1 = Timer 1 is incremented by pulses on T1 when TR1 (TCON.6) is 1. Timer 1 Mode Select. These bits select the operating mode of Timer 1. M1 M Mode Mode : 8 bits with 5-bit prescale 1 Mode 1: 16 bits 1 Mode 2: 8 bits with auto-reload 1 1 Mode 3: Timer 1 is halted, but holds its count Timer Gate Control. This bit enables/disables that ability of Timer to increment. = Timer will clock when TR=1, regardless of the state of INT. 1 = Timer will clock only when TR=1 and INT=1. Timer Counter/Timer Select. = Timer incremented by internal clocks. 1 = Timer 1 is incremented by pulses on T when TR (TCON.4) is 1. Timer Mode Select. These bits select the operating mode of Timer. When Timer is in mode 3, TL is started/stopped by TR and TH is started/stopped by TR1. Run control from Timer 1 is then provided via the Timer 1 mode selection. M1 M Mode Mode : 8 bits with 5-bit prescale 1 Mode 1: 16 bits 1 Mode 2: 8 bits with auto-reload 1 1 Mode 3: Timer is two 8 bit counters. 21 of 192

23 DS89C42 Ultra High-Speed Microcontroller User s Guide Timer LSB (TL) SFR 8Ah TL.7 TL.6 TL.5 TL.4 TL.3 TL.2 TL.1 TL. RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset TL.7- Bits 7- Timer LSB. This register contains the least significant byte of Timer. Timer 1 LSB (TL1) SFR 8Bh TL1.7 TL1.6 TL1.5 TL1.4 TL1.3 TL1.2 TL1.1 TL1. RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset TL1.7- Bits 7- Timer 1 LSB. This register contains the least significant byte of Timer 1. Timer MSB (TH) SFR 8Ch TH.7 TH.6 TH.5 TH.4 TH.3 TH.2 TH.1 TH. RW- RW- RW- RW- RW- RW- RW- RW- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset TH.7- Bits 7- Time r MSB. This register contains the most significant byte of Timer. Timer 1 MSB (TH1) SFR 8Dh TH1.7 TH1.6 TH1.5 TH1.4 TH1.3 TH1.2 TH1.1 TH1. RW- RW- RW- RW- RW- RW- RW- RW- TH1.7- Bits 7- R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset Timer 1 MSB. This register contains the most significant byte of Timer of 192

24 DS89C42 Ultra High-Speed Microcontroller User s Guide Clock Control (CKCON) SFR 8Eh WD1 WD T2M T1M TM MD2 MD1 MD RW- RW- RW- RW- RW- RW- RW- RW-1 R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset WD1, WD Bits 7-6 T2M Bit 5 T1M Bit 4 TM Bit 3 Watchdog Timer Mode Select 1-. These bits determine the watchdog timer time-out period for the watchdog timer. The timer divides the crystal (or external oscillator) frequency by a programmable value as shown below. The divider value is expressed in crystal (oscillator) cycles. The settings of the system clock control bits 4 X / 2X (PMR.3) and CD1: (PMR.7-6) will affect the clock input to the watchdog timer and therefore its time-out period as shown below. All Watchdog Timer reset time-outs follow the setting of the interrupt flag by 512 system clocks. Watchdog Interrupt Flag Time-Out Periods (in oscillator clocks) 4 X / 2X CD1: WD1:= WD1:=1 WD1:=1 WD1:= X X X Timer 2 Clock Select. This bit controls the input clock that drives Timer 2. This bit has no effect when the timer is in baud rate generator or clock output modes. See table below. Timer 1 Clock Select. This bit controls the input clock that drives Timer 1. See table below. Timer Clock Select. This bit controls the input clock that drives Timer. See table below. 4 X / 2X Timer Operation (in oscillator clocks) CD1: Oscillator clocks per Timer (,1,2) clock TxMH,TxM = 1 1x Oscillator clocks per Timer2 clock (baud rate gen) T2MH, T2M = xx X X X of 192

25 DS89C42 Ultra High-Speed Microcontroller User s Guide MD2, MD1, MD Bits 2- Stretch MOVX Select 2-. These bits select the time by which external MOVX cycles are to be stretched. This allows slower memory or peripherals to be accessed without using ports or manual software intervention. The RD or WR strobe will be stretched by the specified interval, which will be transparent to the software except for the increased time to execute to MOVX instruction. All internal MOVX instructions are executed at the 2 machine cycle rate ( stretch) independent of these bit settings. 24 of 192

26 DS89C42 Ultra High-Speed Microcontroller User s Guide Port 1 (P1) SFR 9h P1.7 P1.6 P1.5 P1.4 P1.3 P1.2 P1.1 P1. INT5 INT4 INT3 INT2 TXD1 RXD1 T2EX T2 RW-1 RW-1 RW-1 RW-1 RW-1 RW-1 RW-1 RW-1 R=Unrestricted Read, W=Unrestricted Write, -n=value after Reset P1.7- Bits 7- INT5 Bit 7 INT4 Bit 6 INT3 Bit 5 INT2 Bit 4 TXD1 Bit 3 RXD1 Bit 2 T2EX Bit 1 T2 Bit General Purpose I/O Port 1. This register functions as a general purpose I/O port. In addition, all the pins have an alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 1 latch bit must contain a logic one before the pin can be used in its alternate function capacity. External Interrupt 5. A falling edge on this pin will cause an external interrupt 5 if enabled. External Interrupt 4. A rising edge on this pin will cause an external interrupt 4 if enabled. External Interrupt 3. A falling edge on this pin will cause an external interrupt 3 if enabled. External Interrupt 2. A rising edge on this pin will cause an external interrupt 2 if enabled. Serial Port 1 Transmit. This pin transmits the serial port 1 data in serial port modes 1, 2, 3 and emits the synchronizing clock in serial port mode. Serial Port 1 Receive. This pin receives the serial port 1 data in serial port modes 1, 2, 3 and is a bi-directional data transfer pin in serial port mode. Timer 2 Capture/Reload Trigger. A 1 to transition on this pin will cause the value in the T2 registers to be transferred into the capture registers if enabled by EXEN2 (T2CON.3). When in auto reload mode, a 1 to transition on this pin will reload the timer 2 registers with the value in RCAP2L and RCAP2H if enabled by EXEN2 (T2CON.3). Timer 2 External Input. A 1 to transition on this pin will cause timer 2 increment or decrement depending on the timer configuration. 25 of 192

27 DS89C42 Ultra High-Speed Microcontroller User s Guide External Interrupt Flag (EXIF) SFR 91h IE5 IE4 IE3 IE2 CKRY RGMD RGSL BGS RW- RW- RW- RW- R-* R-* RW-* RT- R=Unrestricted Read, W=Unrestricted Write, T=Timed Access Write Only, -n=value after Reset, *=See description IE5 Bit 7 IE4 Bit 6 IE3 Bit 5 IE2 Bit 4 CKRY Bit 3 RGMD Bit 2 External Interrupt 5 Flag. This bit will be set when a falling edge is detected on INT5. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled. External Interrupt 4 Flag. This bit will be set when a rising edge is detected on INT4. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled. External Interrupt 3 Flag. This bit will be set when a falling edge is detected on INT3. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled. External Interrupt 2 Flag. This bit will be set when a rising edge is detected on INT2. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled. Clock Ready This bit indicates the status of the start-up period for the crystal oscillator or crystal multiplier warm-up period. This bit is cleared after a reset or when exiting STOP mode. It is also cleared when the clock multiplier is enabled (setting of PMR.4 =1). Once CKRY is cleared, a clock count must take place before CKRY is set and the lockout preventing modification of CD1:C D is removed. Once CKRY is set (=1), the clock multiplier may then be selected as the clock source or switchover from the ring oscillator to the crystal oscillator can occur. Ring Mode Status. This status bit indicates the current clock source for the device. This bit is cleared to after a power-on reset, and unchanged by all other forms of reset. = Device is operating from the external crystal or oscillator. 1 = Device is operating from the ring oscillator. 26 of 192

ULTRA-HIGH-SPEED FLASH MICROCONTROLLER USER S GUIDE

ULTRA-HIGH-SPEED FLASH MICROCONTROLLER USER S GUIDE ULTRA-HIGH-SPEED FLASH MICROCONTROLLER USER S GUIDE 33 FLASH MEMORY SRAM 25 MIPS DECREMENT 851 MICROPROCESSOR 5 PORTS 1 ORIGINAL 851 ULTRA-HIGH-SPEED FLASH MICROCONTROLLER The Ultra-High-Speed Flash should

More information

SECTION 1: INTRODUCTION 5 SECTION 2: ORDERING INFORMATION 5 SECTION 3: ARCHITECTURE 5

SECTION 1: INTRODUCTION 5 SECTION 2: ORDERING INFORMATION 5 SECTION 3: ARCHITECTURE 5 Rev: 6, 2/4 Ultra-High-Speed Flash 6kB FLASH MEMORY kb SRAM 33 DUAL DATA POINTERS WITH AUTO- SELECT INCREMENT/ DECREMENT HIGH-SPEED ONE CLOCK-CYCLE 85 MICROPROCESSOR FOUR 8-BIT PARALLEL PORTS MIPS 25 5

More information

Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4199

Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4199 Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4199 Keywords: 8051,single-cycle,upgrade,flash,high speed,performance APPLICATION NOTE 4199 Porting Applications

More information

High-Speed Microcontroller User s Guide

High-Speed Microcontroller User s Guide . www.maxim-ic.com High-Speed Microcontroller User s Guide TABLE OF CONTENTS. INTRODUCTION...6 2. ORDERING INFORMATION...7 3. ARCHITECTURE...8 3. ALU... 8 3.2 SPECIAL FUNCTION REGISTERS (SFRS)... 8 4.

More information

High-Speed Microcontroller User s Guide

High-Speed Microcontroller User s Guide Rev: 338 High-Speed Microcontroller User s Guide Maxim Integrated Products 1 TABLE OF CONTENTS High-Speed Microcontroller User s Guide 1. INTRODUCTION...9 2. ORDERING INFORMATION...1 3. ARCHITECTURE...11

More information

7.2.1 Timer 2 Capture LSB... 24

7.2.1 Timer 2 Capture LSB... 24 Data Sheet 8-BIT MICROCONTROLLER Table of Contents-. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. PIN CONFIGURATIONS... 4 4. PIN DESCRIPTION... 5 5. FUNCTIONAL DESCRIPTION... 6 6. MEMORY ORGANIZATION...

More information

Preliminary W77E58 8 BIT MICROCONTROLLER. Table of Contents-- Publication Release Date: March Revision A1

Preliminary W77E58 8 BIT MICROCONTROLLER. Table of Contents-- Publication Release Date: March Revision A1 8 BIT MICROCONTROLLER Table of Contents-- GENERAL DESCRIPTION...2 FEATURES...2 PIN CONFIGURATION...3 PIN DESCRIPTION...4 BLOCK DIAGRAM...6 FUNCTIONAL DESCRIPTION...7 MEMORY ORGANIZATION...8 INSTRUCTION...29

More information

W77IE58 8-BIT MICROCONTROLLER. Table of Contents-- Publication Release Date: December Revision A2

W77IE58 8-BIT MICROCONTROLLER. Table of Contents-- Publication Release Date: December Revision A2 8-BIT MICROCONTROLLER Table of Contents-- GENERAL DESCRIPTION... 2 FEATURES... 2 PIN CONFIGURATIONS... 3 PIN DESCRIPTION... 4 BLOCK DIAGRAM... 6 FUNCTIONAL DESCRIPTION... 7 MEMORY ORGANIZATION... 8 Instruction...

More information

W77LE58/W77L058A Data Sheet 8-BIT MICROCONTROLLER. Table of Contents- Publication Release Date: April 17, Revision A7

W77LE58/W77L058A Data Sheet 8-BIT MICROCONTROLLER. Table of Contents- Publication Release Date: April 17, Revision A7 Data Sheet 8-BIT MICROCONTROLLER Table of Contents-. GENERAL DESCRIPTION... 2 2. FEATURES... 2 3. PIN CONFIGURATIONS... 3 4. PIN DESCRIPTION... 4 5. FUNCTIONAL DESCRIPTION... 5 6. MEMORY ORGANIZATION...

More information

DS89C420 Ultra High Speed Microcontroller

DS89C420 Ultra High Speed Microcontroller PRELIMINARY Ultra High Speed Microcontroller www.dalsemi.com FEATURES 80C52 compatible 8051 pin and instruction set compatible Four bidirectional I/O ports Three 16 bit timer counters 256 bytes scratchpad

More information

Preliminary W77C32 8 BIT MICROCONTROLLER GENERAL DESCRIPTION FEATURES

Preliminary W77C32 8 BIT MICROCONTROLLER GENERAL DESCRIPTION FEATURES GENERAL DESCRIPTION 8 BIT MICROCONTROLLER The W77C32 is a fast 805 compatible microcontroller with a redesigned processor core without wasted clock and memory cycles. As a result, it executes every 805

More information

8-bit Microcontroller with 8K Bytes In-System Programmable Flash AT89S52

8-bit Microcontroller with 8K Bytes In-System Programmable Flash AT89S52 Features Compatible with MCS -51 Products 8K Bytes of In-System Programmable (ISP) Flash Memory Endurance: 10,000 Write/Erase Cycles 4.0V to 5.5V Operating Range Fully Static Operation: 0 Hz to 33 MHz

More information

W77E058A Data Sheet 8-BIT MICROCONTROLLER. Table of Contents-

W77E058A Data Sheet 8-BIT MICROCONTROLLER. Table of Contents- Data Sheet 8-BIT MICROCONTROLLER Table of Contents-. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. PIN CONFIGURATIONS... 4 4. PIN DESCRIPTION... 5 5. FUNCTIONAL DESCRIPTION... 7 6. MEMORY ORGANIZATION...

More information

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture Department of Electrical Engineering Lecture 4 The 8051 Architecture 1 In this Lecture Overview General physical & operational features Block diagram Pin assignments Logic symbol Hardware description Pin

More information

DS87C520/DS83C520 EPROM/ROM High-Speed Micro

DS87C520/DS83C520 EPROM/ROM High-Speed Micro EPROM/ROM High-Speed Micro www.dalsemi.com FEATURES 80C52-compatible - 8051 pin- and instruction set-compatible - Four 8-bit I/O ports - Three 16-bit timer/counters - 256 bytes scratchpad RAM Large on-chip

More information

DS87C520/DS83C520. EPROM/ROM High Speed Micro PRELIMINARY PACKAGE OUTLINE FEATURES

DS87C520/DS83C520. EPROM/ROM High Speed Micro PRELIMINARY PACKAGE OUTLINE FEATURES PRELIMINARY DS87C520/DS83C520 EPROM/ROM High Speed Micro FEATURES 80C52 compatible 8051 pin and instruction set compatible Four 8 bit I/O ports Three 16 bit timer/counters 256 bytes scratchpad RAM Large

More information

CS 320. Computer Architecture Core Architecture

CS 320. Computer Architecture Core Architecture CS 320 Computer Architecture 8051 Core Architecture Evan Hallam 19 April 2006 Abstract The 8051 is an 8-bit microprocessor designed originally in the 1980 s by the Intel Corporation. This inexpensive and

More information

8051 Microcontroller

8051 Microcontroller 8051 Microcontroller 1 Salient Features (1). 8 bit microcontroller originally developed by Intel in 1980. (2). High-performance CMOS Technology. (3). Contains Total 40 pins. (4). Address bus is of 16 bit

More information

8051 microcontrollers

8051 microcontrollers 8051 microcontrollers Presented by: Deepak Kumar Rout Synergy Institute of Engineering and Technology, Dhenkanal Chapter 2 Introduction Intel MCS-51 family of microcontrollers consists of various devices

More information

W79E201 Data Sheet 8-BIT MICROCONTROLLER. Table of Contents-

W79E201 Data Sheet 8-BIT MICROCONTROLLER. Table of Contents- Data Sheet Table of Contents- 8-BIT MICROCONTROLLER. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. PIN CONFIGURATION...4 4. PIN DESCRIPTION... 5 5. BLOCK DIAGRAM... 6 6. FUNCTIONAL DESCRIPTION... 7 7. MEMORY

More information

The Microcontroller. Lecture Set 3. Major Microcontroller Families. Example Microcontroller Families Cont. Example Microcontroller Families

The Microcontroller. Lecture Set 3. Major Microcontroller Families. Example Microcontroller Families Cont. Example Microcontroller Families The Microcontroller Lecture Set 3 Architecture of the 8051 Microcontroller Microcontrollers can be considered as self-contained systems with a processor, memory and I/O ports. In most cases, all that is

More information

8.1.1 External Data Memory Access Timing...32

8.1.1 External Data Memory Access Timing...32 Data Sheet 8-BIT MICROCONTROLLER Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. PIN CONFIGURATIONS... 4 4. PIN DESCRIPTION... 5 5. BLOCK DIAGRAM... 7 6. FUNCTIONAL DESCRIPTION... 8

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. 8051 8052 and 80C51 Hardware Description December 1992 Order Number 270252-006

More information

Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples.

Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples. MICROCONTROLLERS AND APPLICATIONS 1 Module 2 Module-2 Contents: Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples. MEMORY

More information

8XC51RA RB RC Hardware Description

8XC51RA RB RC Hardware Description 8XC51RA RB RC Hardware Description February 1995 Order Number 272668-001 Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement

More information

W77L516A DATA SHEET 8-BIT MICROCONTROLLER. Table of Contents-

W77L516A DATA SHEET 8-BIT MICROCONTROLLER. Table of Contents- DATA SHEET 8-BIT MICROCONTROLLER Table of Contents-. GENERAL DESCRIPTION... 2 2. FEATURES... 2 3. PIN CONFIGURATIONS... 3 4. PIN DESCRIPTION... 4 5. FUNCTIONAL DESCRIPTION... 6 6. MEMORY ORGANIZATION...

More information

Rev. No. History Issue Date Remark

Rev. No. History Issue Date Remark Preliminary Bar Code Reader Document Title Bar Code Reader Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 5, 2000 Preliminary 0.1 Change document title from Bar Code Reader

More information

8051 Overview and Instruction Set

8051 Overview and Instruction Set 8051 Overview and Instruction Set Curtis A. Nelson Engr 355 1 Microprocessors vs. Microcontrollers Microprocessors are single-chip CPUs used in microcomputers Microcontrollers and microprocessors are different

More information

W77E532/W77E532A DATA SHEET 8-BIT MICROCONTROLLER. Table of Contents-

W77E532/W77E532A DATA SHEET 8-BIT MICROCONTROLLER. Table of Contents- DATA SHEET 8-BIT MICROCONTROLLER Table of Contents-. GENERAL DESCRIPTION...2 2. FEATURES...2 3. PIN CONFIGURATIONS...3 4. PIN DESCRIPTION...4 5. FUNCTIONAL DESCRIPTION...6 6. MEMORY ORGANIZATION...8 7.

More information

The Final Word on 8051 Microcontroller

The Final Word on 8051 Microcontroller The Final Word on 8051 Microcontroller This is a book about the Intel 8051 microcontroller and its large family of descendants. It is intended to give you, the reader, some new techniques for optimizing

More information

UNIT IV MICROCONTROLLER

UNIT IV MICROCONTROLLER UNIT IV 8051- MICROCONTROLLER Prepared by R. Kavitha Page 1 Application Prepared by R. Kavitha Page 2 Pin Description of the 8051 UNIT IV- 8051 MICROCONTROLLER P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 RST

More information

DS87C530/DS83C530 EPROM/ROM Micro with Real Time Clock

DS87C530/DS83C530 EPROM/ROM Micro with Real Time Clock EPROM/ROM Micro with Real Time Clock www.dalsemi.com FEATURES 80C52-compatible - 8051 instruction set-compatible - Four 8-bit I/O ports - Three 16-bit timer/counters - 256 bytes scratchpad RAM Large on-chip

More information

EE6502- MICROPROCESSOR AND MICROCONTROLLER

EE6502- MICROPROCESSOR AND MICROCONTROLLER . EE6502- MICROPROCESSOR AND MICROCONTROLLER UNIT III - 8051 MICROCONTROLLER PART - A 1. What is Microcontroller? A device which contains the microprocessor with integrated peripherals like memory, serial

More information

Microcontroller Intel [Instruction Set]

Microcontroller Intel [Instruction Set] Microcontroller Intel 8051 [Instruction Set] Structure of Assembly Language [ label: ] mnemonic [operands] [ ;comment ] Example: MOV R1, #25H ; load data 25H into R1 2 8051 Assembly Language Registers

More information

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman Microprocessors 1 The 8051 Instruction Set Microprocessors 1 1 Instruction Groups The 8051 has 255 instructions Every 8-bit opcode from 00 to FF is used except for A5. The instructions are grouped into

More information

ISSI. IS89C51 CMOS SINGLE CHIP 8-BIT MICROCONTROLLER with 4-Kbytes of FLASH ISSI IS89C51 NOVEMBER 1998 FEATURES GENERAL DESCRIPTION

ISSI. IS89C51 CMOS SINGLE CHIP 8-BIT MICROCONTROLLER with 4-Kbytes of FLASH ISSI IS89C51 NOVEMBER 1998 FEATURES GENERAL DESCRIPTION IS89C51 CMOS SINGLE CHIP 8-BIT MICROCONTROLLER with 4-Kbytes of FLASH NOVEMBER 1998 FEATURES 80C51 based architecture 4-Kbytes of on-chip Reprogrammable Flash Memory 128 x 8 RAM Two 16-bit Timer/Counters

More information

MCS -51 Programmer s Guide and Instruction Set

MCS -51 Programmer s Guide and Instruction Set MCS -51 Programmer s Guide and Instruction Set November 1992 Order Number 270249-003 COPYRIGHT INTEL CORPORATION 1996 MCS -51 PROGRAMMER S GUIDE AND INSTRUCTION SET CONTENTS PAGE MEMORY ORGANIZATION 1

More information

DS80C390 High-Speed Microcontroller User s Guide Supplement

DS80C390 High-Speed Microcontroller User s Guide Supplement www.dalsemi.com DS80C390 High-Speed Microcontroller User s Guide Supplement ADDENDUM TO SECTION 1: INTRODUCTION This document is provided as a supplement to the High-Speed Microcontroller User s Guide,

More information

Question Bank Microprocessor and Microcontroller

Question Bank Microprocessor and Microcontroller QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to

More information

Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,

Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, CISC and RISC processors etc. Knows the architecture and

More information

DS87C530/DS83C530 EPROM/ROM Microcontrollers with Real-Time Clock

DS87C530/DS83C530 EPROM/ROM Microcontrollers with Real-Time Clock www.maxim-ic.com FEATURES 80C52 Compatible 8051 Instruction-Set Compatible Four 8-Bit I/O Ports Three 16-Bit Timer/Counters 256 Bytes Scratchpad RAM Large On-Chip Memory 16kB EPROM (OTP) 1kB Extra On-Chip

More information

DS80C320/DS80C323. High Speed/Low Power Micro FEATURES PIN ASSIGNMENT

DS80C320/DS80C323. High Speed/Low Power Micro FEATURES PIN ASSIGNMENT DS80C320/DS80C323 High Speed/Low Power Micro FEATURES 80C32 Compatible 8051 Pin and instruction set compatible Four 8 bit I/O ports Three 16 bit timer/counters 256 bytes scratchpad RAM Addresses 64KB ROM

More information

W77E532 Data Sheet 8-BIT MICROCONTROLLER. Table of Contents-

W77E532 Data Sheet 8-BIT MICROCONTROLLER. Table of Contents- Data Sheet Table of Contents- 8-BIT MICROCONTROLLER GENERAL DESCRIPTION FEATURES 3 PIN CONFIGURATIONS 3 4 PIN DESCRIPTION 4 5 BLOCK DIAGRAM 6 6 FUNCTIONAL DESCRIPTION 7 7 MEMORY ORGANIZATION 8 8 INSTRUCTION

More information

C51 Family. C51 Family Programmer s Guide and Instruction Set. Summary

C51 Family. C51 Family Programmer s Guide and Instruction Set. Summary C51 Family Programmer s Guide and Instruction Set Summary 1. Memory Organization.................................................... I.3.2 1.1. Program Memory.......................................................................

More information

VRS540-4kB Flash, 128B RAM, 25~40MHz, 8-Bit MCU

VRS540-4kB Flash, 128B RAM, 25~40MHz, 8-Bit MCU VRS540-4kB Flash, 28B RAM, 25~40MHz, 8-Bit MCU 34 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B H4 Tel: (54) 87-2447 http://www.goalsemi.com P.3 P.2 XTAL NC P0./AD VRS540 Overview

More information

VRS550-8kB Flash, 256B RAM, 25~40MHz, 8-Bit MCU VRS560-16kB Flash, 256B RAM, 40MHz, 8-Bit MCU

VRS550-8kB Flash, 256B RAM, 25~40MHz, 8-Bit MCU VRS560-16kB Flash, 256B RAM, 40MHz, 8-Bit MCU VRS550-8kB Flash, 256B RAM, 25~40MHz, 8-Bit MCU VRS560-6kB Flash, 256B RAM, 40MHz, 8-Bit MCU 34 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B H4 Tel: (54) 87-2447 http://www.goalsemi.com

More information

8-BIT MICROCONTROLLER

8-BIT MICROCONTROLLER 8-BIT MICROCONTROLLER Table of Contents- 1 GENERAL DESCRIPTION... 4 2 FEATURES... 5 3 PARTS INFORMATION LIST... 6 3.1 Lead Free (RoHS) Parts information list... 6 4 PIN CONFIGURATIONS... 7 5 PIN DESCRIPTIONS...

More information

8XC151SA and 8XC151SB Hardware Description

8XC151SA and 8XC151SB Hardware Description 8XC151SA and 8XC151SB Hardware Description June 1996 Order Number 272832-001 Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement

More information

MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Features of 8051:

MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Features of 8051: DEPARTMENT OF ECE MICROPROCESSORS AND MICROCONTROLLERS MATERIAL UNIT V 8051 MICROCONTROLLERS To make a complete microcomputer system, only microprocessor is not sufficient. It is necessary to add other

More information

SN8F5000 Family Instruction Set

SN8F5000 Family Instruction Set SONiX Technology Co., Ltd. 8051-based Microcontroller 1 Overview SN8F5000 is 8051 Flash Type microcontroller supports comprehensive assembly instructions and which are fully compatible with standard 8051.

More information

Contents 8051 Instruction Set BY D. BALAKRISHNA, Research Assistant, IIIT-H Chapter I : Control Transfer Instructions Lesson (a): Loop Lesson (b): Jump (i) Conditional Lesson (c): Lesson (d): Lesson (e):

More information

Microcontroller. Instruction set of 8051

Microcontroller. Instruction set of 8051 UNIT 2: Addressing Modes and Operations: Introduction, Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode, PUSH and POP Opcodes, Data exchanges, Example

More information

Embedded Controller Programming

Embedded Controller Programming Embedded Controller Programming Counters, Timers and I/O in Assembly Language Ken Arnold Copyright 2000-2004 Ken Arnold 1 Outline Timer/Counters Serial Port More 8051 Instructions Examples Copyright 2000-2004

More information

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text In this lecture the detailed architecture of 8051 controller, register bank,

More information

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING Instructions Alphabetical List of Instructions ACALL: Absolute Call ADD, ADDC: Add Accumulator (With Carry) AJMP: Absolute Jump ANL: Bitwise AND CJNE: Compare

More information

8051 Microcontroller

8051 Microcontroller 8051 Microcontroller The 8051, Motorola and PIC families are the 3 leading sellers in the microcontroller market. The 8051 microcontroller was originally developed by Intel in the late 1970 s. Today many

More information

Serial I-O for Dinesh K. Sharma Electrical Engineering Department I.I.T. Bombay Mumbai (version 14/10/07)

Serial I-O for Dinesh K. Sharma Electrical Engineering Department I.I.T. Bombay Mumbai (version 14/10/07) Serial I-O for 8051 Dinesh K. Sharma Electrical Engineering Department I.I.T. Bombay Mumbai 400 076 (version 14/10/07) 1 Motivation Serial communications means sending data a single bit at a time. But

More information

C51 Family. Architectural Overview of the C51 Family. Summary

C51 Family. Architectural Overview of the C51 Family. Summary Architectural Overview of the C51 Family C51 Family Summary 1. Introduction............................................................ I.1. 1.1. TSC80C51/80C51/80C31.................................................................

More information

8051 Microcontroller

8051 Microcontroller 8051 Microcontroller EE4380 Fall 2001 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas 8051 Architecture Programmer s View Register Set Instruction Set Memory

More information

The Timers/Counters The Serial Interface The Interrupt System Reset P0.0-P0.7 P2.0-P2.7. Port 2 Drivers. Port 2 Latch

The Timers/Counters The Serial Interface The Interrupt System Reset P0.0-P0.7 P2.0-P2.7. Port 2 Drivers. Port 2 Latch HARDWARE DESCRIPTION This chapter provides a detailed description of the 80C51 microcontroller (see Figure 1). Included in this description are: The port drivers and how they function both as ports and,

More information

Three criteria in Choosing a Microcontroller

Three criteria in Choosing a Microcontroller The 8051 Microcontroller architecture Contents: Introduction Block Diagram and Pin Description of the 8051 Registers Some Simple Instructions Structure of Assembly language and Running an 8051 program

More information

80C51 family programmer s guide and instruction set. 80C51 Family. PROGRAMMER S GUIDE AND INSTRUCTION SET Memory Organization. Philips Semiconductors

80C51 family programmer s guide and instruction set. 80C51 Family. PROGRAMMER S GUIDE AND INSTRUCTION SET Memory Organization. Philips Semiconductors PROGRAMMER S GUIDE AND INSTRUCTION SET Memory Organization Program Memory The 80C51 has separate address spaces for program and data memory. The Program memory can be up to 64k bytes long. The lower 4k

More information

INTEGRATED CIRCUITS DATA SHEET. P89C738; P89C739 8-bit microcontrollers Dec 15. Product specification File under Integrated Circuits, IC20

INTEGRATED CIRCUITS DATA SHEET. P89C738; P89C739 8-bit microcontrollers Dec 15. Product specification File under Integrated Circuits, IC20 INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC20 1997 Dec 15 CONTENTS 1 FEATURES 2 GENERAL DESCRIPTION 3 ORDERING INFORMATION 4 BLOCK DIAGRAM 5 FUNCTIONAL DIAGRAM 6 PINNING INFORMATION

More information

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller of 8085 microprocessor 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration 8-bit

More information

Module Contents of the Module Hours COs

Module Contents of the Module Hours COs Microcontrollers (EE45): Syllabus: Module Contents of the Module Hours COs 1 8051 MICROCONTROLLER ARCHITECTURE: Introduction to Microprocessors and Microcontrollers, the 8051 Architecture, 08 1 and pin

More information

MEGAWIN MPC89L516X2. 8-bit micro-controller. Features

MEGAWIN MPC89L516X2. 8-bit micro-controller. Features MPC89L516X2 8-bit micro-controller Features 8-bit 80C52-compatible Microcontroller Fully instruction set compatible Pin-to-pin package compatible Power voltage range: V CC = 2.4V ~ 3.6V Optional 12 clocks

More information

High-Speed Microcontroller User s Guide: DS80C390 Supplement

High-Speed Microcontroller User s Guide: DS80C390 Supplement AVAILABLE High-Speed Microcontroller User s Guide: DS80C390 Supplement This document is provided as a supplement to the High-Speed Microcontroller User s Guide, covering new or modified features specific

More information

8051 Core Specification

8051 Core Specification 8051 Core Specification Authors: Jaka Simsic Simon Teran jakas@opencores.org simont@opencores.org Rev. 0.1 August 14, 2001 First Draft www.opencores.org Rev 0.1 First Draft 1 of 26 Revision History Rev.

More information

Digital Blocks Semiconductor IP

Digital Blocks Semiconductor IP 805 SFR Bus Digital Blocks Semiconductor IP 805 Microcontroller Configurable Peripherals General Description The Digital Blocks (Configurable Peripherals) Microcontroller Verilog IP Core is complaint with

More information

8051 Memory Organization BY D. BALAKRISHNA, Research Assistant, IIIT-H Chapter 1: Memory Organization There are 2 types of memories available in 8051 microcontroller. Program memory/c code memory (ROM)

More information

8051 Microcontrollers

8051 Microcontrollers 8051 Microcontrollers Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu March 8, 2016 Controller vs Processor Controller vs Processor Introduction to 8051 Micro-controller In 1981,Intel corporation

More information

Module I. Microcontroller can be classified on the basis of their bits processed like 8bit MC, 16bit MC.

Module I. Microcontroller can be classified on the basis of their bits processed like 8bit MC, 16bit MC. MICROCONTROLLERS AND APPLICATIONS 1 Module 1 Module I Introduction to Microcontrollers: Comparison with Microprocessors Harvard and Von Neumann Architectures - 80C51 microcontroller features - internal

More information

Digital Blocks Semiconductor IP

Digital Blocks Semiconductor IP Digital Blocks Semiconductor IP 805 Microcontroller General Description The Digital Blocks Microcontroller Verilog IP Core is complaint with the MCS 5 Instruction Set and contains standard 805 MCU peripherals,

More information

VRS570 32K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU VRS580 64K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU

VRS570 32K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU VRS580 64K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU VRS570 32K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU VRS580 64K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU 1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com

More information

Vidyalankar T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution

Vidyalankar T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution 1. (a) 1. (b) T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution Priority modes. 1) Fully Nested Mode : It is a general purpose mode. IR 0 highest priority IR 1 lowest

More information

Lecture 9. Timer Operations and Programming

Lecture 9. Timer Operations and Programming Lecture 9 Timer Operations and Programming Timer Operations and Programming Introduction Summary of timers Timer programming sequence Summary of timer SFRs Timer 0-1: 8-bit auto-reload mode (mode 2) Programming

More information

8-bit Microcontroller with 12K Bytes Flash and 2K Bytes EEPROM AT89S8253

8-bit Microcontroller with 12K Bytes Flash and 2K Bytes EEPROM AT89S8253 Features Compatible with MCS -51 Products 12K Bytes of In-System Programmable (ISP) Flash Program Memory SPI Serial Interface for Program Downloading Endurance: 10,000 Write/Erase Cycles 2K Bytes EEPROM

More information

High-Speed Microcontroller User s Guide: DS80C400 Supplement

High-Speed Microcontroller User s Guide: DS80C400 Supplement COMMUNICATE WITH NEW AND LEGACY EQUIPMENT x3 SERIAL UARTs NETWORKED MICROCONTROLLER 8051 µc WITH TCP/IPv4/6 NETWORK STACK IN ROM 10/100 ETHERNET MAC REMOTE MONITORING AND CONTROL VIA THE NETWORK DS80C400

More information

MSM80C154S MSM83C154S MSM85C154HVS USER'S MANUAL

MSM80C154S MSM83C154S MSM85C154HVS USER'S MANUAL MSM8C54S MSM83C54S MSM85C54HVS USER'S MANUAL Copyright 988, OKI ELECTRIC INDUSTRY COMPANY, LTD. OKI makes no warranty for the use of its products and assumes no responsibility for any errors which may

More information

TDA General description. 2. Features. Low power single card reader

TDA General description. 2. Features. Low power single card reader Rev. 03 22 February 2005 Product data sheet 1. General description The is a complete one chip, low cost, low power, robust smart card reader. Its different power reduction modes and its wide supply voltage

More information

Introduction To MCS-51

Introduction To MCS-51 Introduction To MCS-51 By Charoen Vongchumyen Department of Computer Engineering Faculty of Engineering KMITLadkrabang 8051 Hardware Basic Content Overview Architechture Memory map Register Interrupt Timer/Counter

More information

MODULE-1. Short Answer Questions

MODULE-1. Short Answer Questions MODULE-1 Short Answer Questions 1. Give the comparison between microprocessor and microcontroller. It is very clear from figure that in microprocessor we have to interface additional circuitry for providing

More information

DS80C320/DS80C323 High-Speed/Low-Power Microcontrollers

DS80C320/DS80C323 High-Speed/Low-Power Microcontrollers DS80C320/DS80C323 High-Speed/Low-Power Microcontrollers www.maxim-ic.com FEATURES 80C32-Compatible 8051 Pin and Itruction Set Compatible Four 8-Bit I/O Ports Three 16-Bit Timer/Counters 256 Bytes Scratchpad

More information

AT Bit Spread- Spectrum Microcontroller. Preliminary. Features. Description. Pin Configuration

AT Bit Spread- Spectrum Microcontroller. Preliminary. Features. Description. Pin Configuration Features Compatible with MCS-51 Products 8K bytes of On-Board Program Memory Fully Static Operation: 0 Hz to 16 MHz 256 x 8 Bit Internal RAM 32 Programmable I/O Lines Three 16 Bit Timer/Counters Eight

More information

TUTORIAL. Donal Heffernan University of Limerick May Tutorial D.Heffernan 2000,

TUTORIAL. Donal Heffernan University of Limerick May Tutorial D.Heffernan 2000, 8051 TUTORIAL Donal Heffernan University of Limerick May-2002 8051 Tutorial D.Heffernan 2000, 2001 1 Blank 8051 Tutorial D.Heffernan 2000, 2001 2 Some reference material: Test books + MacKenzie Scott.

More information

UNIT THE 8051 INSTRUCTION SET AND PROGRAMMING

UNIT THE 8051 INSTRUCTION SET AND PROGRAMMING UNIT THE 8051 INSTRUCTION SET AND PROGRAMMING Instructions Alphabetical List of Instructions ACALL: Absolute Call ADD, ADDC: Add Accumulator (With Carry) AJMP: Absolute Jump ANL: Bitwise AND CJNE: Compare

More information

DS80C310 High-Speed Microcontroller

DS80C310 High-Speed Microcontroller High-Speed Microcontroller www.maxim-ic.com GENERAL DESCRIPTION The DS80C310 is a fast 80C31/80C32-compatible microcontroller. It features a redesigned processor core without wasted clock and memory cycles.

More information

CoE3DJ4 Digital Systems Design. Chapter 5: Serial Port Operation

CoE3DJ4 Digital Systems Design. Chapter 5: Serial Port Operation CoE3DJ4 Digital Systems Design Chapter 5: Serial Port Operation Serial port 8051 includes an on-chip serial port Hardware access to the port is through TXD and RXD (Port 3 bits 1 and 0) Serial port is

More information

8051 MICROCONTROLLER

8051 MICROCONTROLLER 8051 MICROCONTROLLER Mr.Darshan Patel M.Tech (Power Electronics & Drives) Assistant Professor Department of Electrical Engineering Sankalchand Patel College of Engineering-Visnagar WHY DO WE NEED TO LEARN

More information

UNIT MICROCONTROLLER AND ITS PROGRAMMING

UNIT MICROCONTROLLER AND ITS PROGRAMMING M i c r o p r o c e s s o r s a n d M i c r o c o n t r o l l e r s P a g e 1 UNIT-7 8051 MICROCONTROLLER AND ITS PROGRAMMING INTRODUCTION The microcontroller incorporates all the features that are found

More information

CPEG300 Embedded System Design. Lecture 3 Memory

CPEG300 Embedded System Design. Lecture 3 Memory CPEG300 Embedded System Design Lecture 3 Memory Hamad Bin Khalifa University, Spring 2018 Review Von Neumann vs. Harvard architecture? System on Board, system on chip? Generic Hardware Architecture of

More information

P89V52X2. 1. General description. 2. Features. 8-bit 80C51 low power 8 kb flash microcontroller with 256 B RAM, 192 B data EEPROM

P89V52X2. 1. General description. 2. Features. 8-bit 80C51 low power 8 kb flash microcontroller with 256 B RAM, 192 B data EEPROM 8-bit 80C51 low power 8 kb flash microcontroller with 256 B RAM, 192 B data EEPROM Rev. 01 7 June 2007 Preliminary data sheet 1. General description The is an 80C51 microcontroller with 8 kb flash, 256

More information

DS80C310 High-Speed Micro

DS80C310 High-Speed Micro www.maxim-ic.com FEATURES 80C32-compatible - 8051 pin- and itruction set-compatible - Full duplex serial port - Three 16-bit timer/counters - 256 bytes scratchpad RAM - Multiplexed address/data bus - Addresses

More information

MASSEY UNIVERSITY PALMERSTON NORTH CAMPUS

MASSEY UNIVERSITY PALMERSTON NORTH CAMPUS MASSEY UNIVERSITY PALMERSTON NORTH CAMPUS EXAMINATION FOR 159.233 COMPUTER SYSTEMS Semester One June 2008 Time allowed: THREE (3) hours This exam contains THREE (3) questions ANSWER ALL THREE (3) QUESTIONS

More information

Handshake Solutions. HT80C51 User Manual

Handshake Solutions. HT80C51 User Manual HT8C5 User Manual HT8C5 User Manual Document Information Document Information Document Title Date of Creation 27/6/25 Date of last change 27/6/25 File name Status Version Number.7 Client / Target Audience

More information

Chapter 9. Programming Framework

Chapter 9. Programming Framework Chapter 9 Programming Framework Lesson 1 Registers Registers Pointers Accumulator Status General Purpose Outline CPU Registers Examples 8-bitA (Accumulator) Register 8-bit B Register 8-bitPSW (Processor

More information

MICROPROCESSOR LABORATORY MANUAL

MICROPROCESSOR LABORATORY MANUAL MICROPROCESSOR LABORATORY MANUAL T.C. AYDIN ADNAN MENDERES UNIVERSITY ENGINEERING FACULTY ELECTRICAL & ELECTRONICS ENGINEERING DEPARTMENT Prepared by: Res. Asst. Abdullah GÜLDEREN Aydın 2019 Contents 1.

More information

W78ERD2/W78ERD2A Data Sheet 8-BIT MICROCONTROLLER. Table of Contents-

W78ERD2/W78ERD2A Data Sheet 8-BIT MICROCONTROLLER. Table of Contents- Data Sheet Table of Contents- 8-BIT MICROCONTROLLER GENERAL DESCRIPTION 3 2 FEATURES 3 3 PIN CONFIGURATIONS 4 4 PIN DESCRIPTION 5 5 FUNCTIONAL DESCRIPTION 6 5 RAM 6 52 Timers/Counters 6 53 Clock 7 54 Power

More information

Chapter 09. Programming in Assembly

Chapter 09. Programming in Assembly Chapter 09 Programming in Assembly Lesson 03 Programming Approach for Main and Interrupt Service Routines in 8051 Program Approach for programming Main Program Instructions 3 Main program initial instructions

More information

W78ERD2 Data Sheet 8-BIT MICROCONTROLLER. Table of Contents-

W78ERD2 Data Sheet 8-BIT MICROCONTROLLER. Table of Contents- Data Sheet Table of Contents- 8-BIT MICROCONTROLLER GENERAL DESCRIPTION 3 FEATURES 3 3 PIN CONFIGURATIONS 4 4 PIN DESCRIPTION 5 5 BLOCK DIAGRAM 6 6 FUNCTIONAL DESCRIPTION 7 6 RAM 7 6 Timers 0, and 7 63

More information