FM Universal Peripheral Driver Library Quick Start Guide

Size: px
Start display at page:

Download "FM Universal Peripheral Driver Library Quick Start Guide"

Transcription

1 FM Universal Peripheral Driver Library Quick Start Guide Doc. No Rev *A Cypress Semiconductor 198 Champion Court San Jose, CA Phone (USA): Phone (Intnl):

2 Copyrights Cypress Semiconductor Corporation, This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ( Cypress ). This document, including any software or firmware included or referenced in this document ( Software ), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, nonexclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ( Unintended Uses ). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 2

3 Contents 1. Introduction Peripheral Driver Library Overview Getting and Installing the PDL PDL Structure Using PDL Example Code Writing Your Own Code Using the PDL Build and Run a PDL Project Before You Begin Building with IAR Embedded Workbench Building with Keil µvision A. PDL-Related Resources B. Migrating a V4 Keil Project to V Revision History Document Revision History FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 3

4 1. Introduction Cypress provides the Peripheral Driver Library (PDL) to simplify software development for the FM0+, FM3, and FM4 MCU families. The PDL reduces the need to understand register usage and bit structures, thus easing software development for the extensive set of peripherals in the FM families. You configure the library for the particular device, and then use API calls to initialize and use a peripheral. Using the PDL makes it easier to port code from one family to the other, because the same code supports all FM families. If you develop code at the register level, you must understand how each peripheral uses which registers and pins, and the bit values required to control the peripheral correctly. You modify register values directly in your code. The PDL makes this unnecessary. However, developers who wish to work at the register level can use the PDL source code as a guide. Combined with study of the appropriate data sheet and peripheral manual, you can learn the information you need to use a peripheral. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 4

5 2. Peripheral Driver Library Overview The PDL supports all devices in the FM0+, FM3, and FM4 families. The PDL provides a high-level API to configure, initialize, and use a peripheral driver. The PDL also provides numerous examples that demonstrate how to use the peripherals. The PDL includes the necessary startup code for each supported device. Table 2-1 lists the peripherals supported by the PDL. Table 2-1. Peripheral Support in the PDL Peripheral Description Peripheral Description ADC Analog Digital Converter I2SL Inter IC Sound Lite BT Base Timer ICC IC Card Interface CAN Controller Area Network LCD Liquid Crystal Display CLK Clock Functions LPM Low Power Modes CR RC Oscillator trimming LVD Low Voltage Detection CRC Cyclic Redundancy Check MFS Multi-Function Serial Interface CSV Clock Supervisor MFT Multi-Function Timer DAC Digital Analog Converter PCRC Programmable CRC DMA Direct Memory Access PPG Programmable Pulse Generator DSTC Descriptor System Data Transfer Controller QPRC Quadrature Position/Revolution Counter DT Dual Timer RC Remote Control (HDMI-CEC/Remote Control Reception/Transmission) EXINT External Interrupts RESET Reset EXTIF External Bus Interface RTC Real Time Clock Flash Flash Memory SDIF SD Card Interface GPIO General Purpose I/O Ports UID Unique ID HBIF HyperBus Interface VBAT VBAT Domain HSSPI High Speed Quad Serial Peripheral Interface WC Watch Counter I2CS Inter IC Slave WDG Software and Hardware Watchdog Counter I2S Inter IC Sound The PDL is a superset of all the code required to build any driver for any supported device. This superset design means: All APIs needed to initialize, configure and use a peripheral are available. The PDL includes error checking, because a peripheral may not be present on the selected device. The superset design means the PDL is useful across all devices, whatever peripherals are available. This enables code to maintain compatibility across platforms where peripherals remain present. If you configure the PDL to include a peripheral that is unavailable on the hardware, your project will fail at compile time, rather than at runtime. The PDL configuration logic knows the target processor and removes the peripheral register headers for unsupported peripherals from the build. Before writing code to use a peripheral, consult the datasheet for the particular series or device to confirm support for the peripheral. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 5

6 Peripheral Driver Library Overview 2.1 Getting and Installing the PDL Most Cypress FM0+ and FM4 starter kits install the PDL as part of the kit's software package. See the PDL-Related Resources section for links to choices. If you install such a kit, the default location for the PDL is Documents/Cypress/FM_PDL_<version>. If your kit does not install the PDL, you can download the PDL Installer from the Cypress FM0+, FM3, or FM4. Product pages. On the Tools & Software tab, look for the link to download the PDL. Each page links to the same PDL download. There is a large ecosystem of tools and tool providers that support the various FM families. There is an extensive list of choices at the Support Tools web page. Click the link for a particular family to see what s available. Build and Run a PDL Project in this document shows a step-by-step process to build a PDL project with either the IAR Embedded Workbench or the Keil µvision IDEs. 2.2 PDL Structure The PDL is organized into several folders. Table 2-2 shows the PDL folder structure. Table 2-2. PDL Folder Structure Path\Folder common doc driver example template\arm template\iar template\source template\source\backup utility Description Common header files PDL documentation Driver source code and headers Example code Keil project and configuration files for use with example code IAR project and configuration files for use with example code Source files, replace with files from example code, or write your own code Copy of original source files, use to restore template Various utility files When you use the PDL, typically you do not modify the common files, documentation, or the driver code. To develop your own code (or use example code) you work with three files in the template\source folder: pdl_device.h pdl_user.h main.c There is a single IAR Embedded Workbench IDE project for all the example code, located in template\iar. Similarly, there is a single Keil µvision IDE project for all the example code, located in template\arm. Build and Run a PDL Project explains how to use the source files and project files. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 6

7 Peripheral Driver Library Overview 2.3 Using PDL Example Code The PDL installation includes more than 100 code examples. Most peripherals have multiple examples. Each example demonstrates the basic initialization and configuration for the peripheral. It includes a ReadMe file that provides a description of what the example demonstrates, and how to use the example. The Build and Run a PDL Project section of this document guides you step-by-step through the process of configuring the PDL, building a project using an IDE, and debugging the code on the hardware. To use the example code, you: Modify project options in your IDE to target the correct device. Copy two files, main.c and pdl_user.h from the example folder into the template\source folder, replacing the existing files of the same name. Specify the target device and package in pdl_device.h. Build and download the code to the target. If you wish to restore the template source files to their initial state, copy the main.c and pdl_user.h files from the template\source\backup folder into the template\source folder. 2.4 Writing Your Own Code Using the PDL You typically begin with an existing project, like an example in a starter kit, which already has the PDL files added, project options set correctly, and peripherals selected for the example. When developing firmware with PDL, you perform the following tasks: Modify project options in your IDE to target the correct device. Specify the target device and package in pdl_device.h. Configure the PDL in pdl_user.h. Add your firmware in main.c, or additional source files as required. Build and download the code to the target. As noted, pdl_device.h, pdl_user.h and main.c are provided for you in the example code. The project files for both IAR and Keil tools use the PDL source code and these three files. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 7

8 3. Build and Run a PDL Project In this section you build and run an example PDL project, using either of these IDEs: IAR Embedded Workbench version 7.3 or later Keil µvision, version 5 or later For either IDE you will perform three major tasks: Configure the IDE s project options for your hardware. Configure the PDL for your hardware. Build and run the example code. For PDL example code you must configure the IDE because there is a single project file you use for any processor. You must set multiple build options, such as specifying the target processor. The example projects that come with a Starter Kit have these options set correctly, because the kit has a specific processor. If you use an example project from a kit, you do not need to configure the IDE. 3.1 Before You Begin Ensure that you have three items: hardware on which to run the code, the PDL, and a development environment. Hardware The PDL supports all FM-family processors. These instructions use the FM0+ S6E1C-Series MCU Starter Kit shown in Figure 3-1. You can modify the details in these instructions to adapt to other kits, or your own hardware. Refer to the PDL-Related Resources section for links to other kits that install and use the PDL. PDL If you do not have the PDL installed, see Getting and Installing the PDL. These instructions assume the PDL is installed in the default location, Documents/Cypress/FM_PDL_<version>. Development Environment Ensure that you have installed a development environment. These instructions cover: Building with IAR Embedded Workbench Building with Keil FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 8

9 Figure 3-1. The S6E1C3-Series Starter Kit Board FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 9

10 3.2 Building with IAR Embedded Workbench This section guides you through the steps required to build, download, and run a PDL project with IAR tools. These instructions use the Descriptor System Data Transfer Controller (DSTC) example from the PDL Configure the IDE Project In this part of the exercise you change target-dependent project options to adapt the PDL template project file to the particular hardware. PDL example code is designed for any supported processor. As a result you must modify the PDL example project options so the project will work with your chosen processor. This section shows you how. You can skip this section if you use a Starter Kit example, which is already configured for a particular processor. For example, the S6E1C3 starter kit has a similar DSTC example project. In a default kit installation, the project file is here: \Documents\Cypress\FM0+ S6E1C-Series Starter Kit\Firmware\Demo Projects\s6e1c3_dstc\IAER\ s6e1c3_dstc.eww You can double-click the project file and go straight to Configure the PDL to learn how. 1. Open the IAR workspace for PDL example code. The file name is pdl_template.eww. In a default installation, the path to the file is: \Documents\Cypress\FM_PDL_<version>\template\IAR. Double-click the file, and the IAR Embedded Workbench IDE opens, as shown in Figure 3-2. Figure 3-2. Open the IAR Workspace for the PDL Example Code FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 10

11 2. Specify the target processor. Figure 3-3 shows the UI for this step. You will set options in the Release build of the project. A. Open the Options window. Use Project -> Options, then click General Options. B. Specify the device. Enable Device, click the device picker button, and navigate to the Spansion S6E1C32D0A. Figure 3-3. Specify the Device What happens as a result of this choice may require a little explanation. You choose either a Core or a Device. The preferred choice is Device. You then navigate among all the supported manufacturers, series, and devices to find the match to your hardware. For example, you click the drop down menu, navigate to Spansion, and so on. However, you may be using a new processor that is not yet supported in the IAR IDE. When a device is not listed, you choose Core and specify the appropriate ARM Cortex core. If you choose Core, the IAR tools use default values for certain options for the ARM core. These options may not match the actual device, so there are additional options to configure that would otherwise be set based upon the device selection. The instructions in Set the CMSIS memory map at the end of this section discuss this case in detail. 3. Specify the linker configuration file. The PDL includes configuration files for supported hardware. In this step you configure the project to use the correct linker configuration file. The file name is s6e1c32.icf. In a default installation the path to the file is \Documents\Cypress\FM_PDL_<version>\template\IAR\config\s6e1c3x. A. In the Options window, click Linker to go to the linker options. The Config panel is the default panel. B. Click the Browse button, navigate to the linker configuration file to specify the correct file, as shown in Figure 3-4. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 11

12 Figure 3-4. Set the Linker Configuration File 4. Specify the flash loader file. See Figure 3-5. The file name is FlashLoader.board. In a default installation the path is Documents\Cypress\FM_PDL_<version>\template\IAR\config\s6e1c3x\flashloader. A. In the Options window, click Debugger to go to the Debugger options. B. Click the Download tab to show the flash loader options. C. Make sure the Use flash loader(s) option is enabled. D. Click the Browse button, then navigate to the file to specify the correct file. Make sure you get the file from the right folder for the S6E1C3 processor. Figure 3-5. Specify the Flash Loader File FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 12

13 5. Specify the debugger. Figure 3-6 shows the tasks for this step. This example uses the CMSIS DAP debugger. A. Click the Setup tab in the Debugger options. B. Set the Driver option to CMSIS DAP, if it is not already set to that value. C. Make sure the Use macro file(s) option is disabled. D. Click OK to save all the changes made so far. The Options window closes. Figure 3-6. Specify the Debugger 6. Set the CMSIS memory map if necessary. The C-SPY debugger that is part of the IAR IDE requires memory configuration information. This information is in an IAR-specific device description file (DDF). If you set a specific Device in the Target options, as shown in Figure 3-7, then the memory configuration is specified automatically by the DDF built into the IAR tools. Figure 3-7. Target Device Option for IAR tools If you are following the steps in this exercise on the specified hardware, you don t need to do anything. However, you may be working with newly-released hardware not yet fully supported in the IAR tools. This step provides the background information you need to adapt to this situation. If you are using a new product not yet included in the IAR device choices, you specified a Core as your processor variant. In this case when you choose CMSIS-DAP -> Memory Configuration, an alert window would appear, as shown in Figure 3-8. Figure 3-8. Memory Configuration Alert FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 13

14 Click OK and the Memory Configuration window appears, as shown in Figure 3-9. When you specify a Device, this is already set correctly. For a Core, you set the map manually. To set the memory map correctly, refer to the datasheet for the device you are using, and set the sections properly. Figure 3-9. CMSIS-DAP Memory Configuration Window There is, however, an easier solution: use a Cypress starter kit. For example, at the time of this writing the FM4 S6E2GM is a new product, and a DDF for this part has not appeared in the IAR tools. The kit examples set up the CMSIS-DAP memory configuration correctly Configure the PDL In the previous section you configured the IAR development environment. In this section you configure the PDL itself. To do this you will: Copy example files into the PDL template project Configure the PDL for the target device Configure PDL functionality This example implements a data transfer using the software-driven Descriptor System Data Transfer Controller (DSTC) example from the PDL. 1. Copy example files into the PDL template project. Each PDL example includes two files: pdl_user.h enables desired PDL functionality main.c contains code to use the PDL In this step you simply copy those files into the project folder. You will explore the contents of these files in subsequent steps. A. Copy the files from the example folder. Navigate to the PDL example folder. In a default installation, the path is: \Documents\Cypress\FM_PDL_<version>\example\dstc\dstc_sw_transfer Select and copy two files, pdl_user.h and main.c. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 14

15 B. Paste the files into the project folder. Navigate to the PDL template project folder. In a default installation, the path is: \Documents\Cypress\FM_PDL_<version>\template\source. Paste the files into this location, and replace the existing files. Backup files are in the template\source\backup folder. The PDL template project includes and uses these two files. 2. Configure the PDL for the target device. You specify the target processor in pdl_device.h. You change two #define statements in this file. A. Open pdl_device.h in the template\source folder. B. Specify the target series and package. Look for the code that defines the values of PDL_MCU_SERIES and PDL_MCU_PACKAGE. In this case, it is already correct. For any other device you would need to change these definitions. The comments in the file point you to the location where you can find the available definitions. In this example, the code at line 57 defines the series targeted in this example. #define PDL_MCU_SERIES PDL_DEVICE_SERIES_S6E1C3X The code at line 68 defines the package targeted in this example. Change the code to: #define PDL_MCU_PACKAGE PDL_DEVICE_PACKAGE_S6_D C. Close the file. Although you made no change, this is how you configure the PDL to compile code for a particular device. 3. Configure PDL functionality. You configure PDL functionality in pdl_user.h. For this example you don t need to do anything; the example code configures the PDL correctly. This step ensures you are aware of how this works and what you need to do when working on your own project. A. Open pdl_user.h in the template\source folder. B. Examine the contents of the file. This file contains a long list of #define statements, one for each configurable feature of the PDL. To enable a feature, you define it as PDL_ON. Otherwise it is PDL_OFF. Pertinent to this example, find the line of code that sets PDL_PERIPHERAL_ENABLE_DSTC to the value PDL_ON. At the time of this writing, it is at line 122 of the file. // DSTC #define PDL_PERIPHERAL_ENABLE_DSTC PDL_ON C. Close the file. You don t need to make any changes Build and Run the Code The code in the main() function performs the following high-level tasks. Fills a small source data buffer with values Configures the DSTC to move data from the source data buffer to the destination data buffer Triggers the data transfer Compares the destination buffer with the source buffer to confirm the operation was successful You can study the source code in main.c for details of how the code accomplishes these tasks. In this step you will execute the code and confirm success. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 15

16 1. Connect the board to your PC. The precise details will vary based on your hardware. For the S6E1C3 starter kit, the board has two connectors, denoted CN3 and CN4. See Figure 3-1 if you re not sure which is which. Use the provided cable and connect to the CN3 (CMSIS-DAP) port on the board. When properly connected, LED3 Power on the board will be green. 2. Download the code and launch the debugger. Choose Project ->Download & Debug. The IDE compiles, links, downloads the code to the board, and launch the debugger. You should see no warnings or errors. The program counter will be halted at the first line of main() as shown in Figure Figure Debugger Halted at the main() Function 3. Prepare to transfer data. In this step you run the code until just before the actual data transfer. A. Set a breakpoint as shown in Figure The code is: Dstc_SwTrigger(0u); // Start SW transfer with DES + 0 offset B. Choose Debug > Go. Execution halts at the breakpoint. Figure Set a Breakpoint FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 16

17 4. Observe the destination data buffer. The project already has the au32destinationdata buffer set up in the Watch window, as shown in Figure Before the data transfer, all values are zero. Figure Observe the Destination Buffer 5. Copy the data to the destination data buffer. In this step you run the rest of the code, halt, and examine the contents of the destination data buffer. A. Choose Debug > Step Over. B. Observe the values of au32destinationdata in the Watch window, shown in Figure Figure Observe Values in the Watch Window The application used the DSTC peripheral to copy the data from the source buffer to the destination buffer. You have successfully built a simple application using the PDL. You can run the rest of the code if you wish. It compares the source and destination buffers to confirm they are the same. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 17

18 3.3 Building with Keil µvision This section guides you through the steps required to build, download, and run a PDL project with Keil tools. These instructions use the Descriptor System Data Transfer Controller (DSTC) example from the PDL. Since the release of the PDL code there has been a major version change in the Keil µvision IDE. The PDL code examples and the µvision project files were built and tested with version 4.7 of the tools. These instructions use the current version (5.x) and show you how to migrate the project file to the new version of the tools. However, you can follow these steps using either version of the µvision IDE. The instructions will highlight any significant difference between versions when they exist. The screenshots are based on version 5.x Configure the IDE In this part of the exercise you change target-dependent project options to adapt the PDL template project file to the particular hardware you are using. PDL example code is designed for any supported processor. As a result you must modify the PDL example project options so the project will work with your chosen processor. This section shows you how. You can skip this entire section if you use a Starter Kit example. The starter kit projects are already configured for a particular processor. For example, the S6E1C3 starter kit has a similar DSTC example project. In a default kit installation, the project file is here: \Documents\Cypress\FM0+ S6E1C-Series Starter Kit\Firmware\Demo Projects\s6e1c3_dstc\ARM\ s6e1c3_dstc.uvprojx You can double-click the kit project file and go straight to the instructions to Configure the PDL. (Note, however, that the starter kit projects are based on Keil µvision IDE version 5.x and will not work correctly with version 4.7.) 1. Open the KEIL project file for PDL example code. The file name is pdl_template.uvproj. In a default installation, the path to the file is: \Documents\Cypress\FM_PDL_<version>\template\ARM Double-click the file, and the Keil µvision IDE opens. What happens next depends upon which version(s) of the IDE you have installed on your machine. If you have version 4 installed, the project will launch and you can continue with the exercise. However, as noted above, these instructions use the current version 5 If on the other hand you have only version 5 installed, when it launches you will see Figure You must migrate the project file to the new version. Figure Migrate to Device pack Click Migrate to Device Pack. If you are comfortable with the µvision IDE, then use the Pack Installer to install the Cypress FM packs, and upgrade the project. If you want guidance on how to do this, please go to Appendix B, Migrating a V4 Keil Project to V5, which walks you through the process in detail. When finished, return here and continue with the next step. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 18

19 2. Specify the target processor. We will use the Release build, which should already be selected in the IDE. Figure 3-15 shows the UI for this step. (Note: If you migrated the PDL project as shown in Migrating a V4 Keil Project to V5, you have already done this.) A. Go to the Device options to choose a device. Use Project -> Options for Target Release and click the Device tab. B. Click to select ARMCM0P. In version 4.7 of the tools you choose ARM > Cortex M0+. You have specified a default Cortex-M0+. You did not pick the S6E1C32D0A specifically because it is not supported in the Keil tools at the time of this writing. You can look in the Cypress folder on the Device tab for fully-supported devices. If you find your processor listed, you don t need to manually configure memory (next step). Figure Specify the Device 3. Configure device memory. Because you selected the default Cortex-M0+ device, you must configure memory, as shown in Figure If you have not already done so, open the options window for the Release target. Use Project -> Options for Target Release. A. Click the Target tab. B. Set the IROM1 size to 0x1FFF0. C. Set the IRAM1 size to 0x4000. In version 4.7 of the tools, set both the Start and Size fields to match Figure These values match the memory configuration of the S6E1C32D0A. The linker is already configured to use the memory map you just specified. When you work with a newer device that is not fully configured in the tools, you can get the memory map information from the data sheet for the device. Alternatively (and much easier), use the Cypress Starter Kit example projects. These are already configured correctly because the kit has a known device. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 19

20 Figure Configure Device Memory 4. Clear the Conditional Assembly symbol. The assembly startup code also supports multiple FM processor families. In this step you define the symbol to control the startup code. A. Click Asm to go to the Assembler panel, shown in Figure B. Delete the contents of the Define field. Defining CORE_FM3 or CORE-FM4 sets up additional IRQs and IRQ handlers on those processors. There is no define necessary for FM0+. Examine startup_fm.s to see how this works. Figure Clear the Conditional Assembly Symbol FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 20

21 5. Set the debugger options. In this step you configure the project to use the CMSIS-DAP debugger as shown in Figure A. Click Debug to go to the Debugger options. B. Set Use to CMSIS-DAP Debugger. The initialization file should be empty. In version 4.7 of the tools, you must also click the Settings button to configure the CMSIS-DAP connection. In the settings window, set the SWJ Port to SW. This is handled automatically by the project migration to version 5. Figure Set the Debugger 6. Install the flash loader file in the Keil tools. Because you selected the default Cortex-M0+ device, rather than the S6E1C3D0A specifically, you should ensure that the Keil IDE has the required flash loader file available. You will not be able to configure the flash loading process or successfully run the code unless the required file is present in the Keil installation. In a default installation, the path and file you need is here: \Documents\Cypress\FM_PDL_<version>\template\ARM\flashloader\ S6E1C32X0.FLM Copy this file to the correct place in the Keil tools. For version 5, the path is: <Installation-Path>\Keil_v5\ARM\Flash In version 4.7 tools, the Keil installation path is: <Installation-Path>\Keil\ARM\Flash FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 21

22 7. Specify the flash programming tool. You can choose either the target driver or an external tool. This exercise uses the target driver. Figure 3-19 shows the UI for this step. A. Click the Utilities tab. B. Confirm that Use Debug Driver is enabled. In version 4.7 of the tools you click to enable this. It is already enabled if you migrated to version 5. C. Click Settings for the Use Target Driver for Flash Programming. The Cortex-M Target Driver Setup dialog appears, which you will use in the next step. Figure Specify the Flash Programming Tool 8. Configure the tools for flash programming. In this step you configure the tools to use the correct flash loader file for the S6E1C3D0A, as shown in Figure A. Confirm the flash Start and Size. For the S6E1C3D0A, flash starts at 0x (seven zeros) and size is 0x1000. B. Remove the existing flash loader file. Select New Device 256kB Flash and click Remove. It will disappear from the list. In version 4.7 of the tools there is no default flash loader file, so you don t need to do this. C. Click Add to select the correct file. D. Add the Flash Loader file. Select S6E1C32 128kB Flash and click Add, as shown in Figure E. Click OK to close the Settings dialog. F. Click OK in the Options window (Figure 3-19) to save all your changes. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 22

23 Figure Configure the Tools for Flash Programming Figure Add the Flash Loader File Configure the PDL You have configured the KEIL development environment. Now you configure the PDL itself. To do this you will: Copy example files into the PDL template project Configure the PDL for the target device Configure PDL functionality This example implements a data transfer using the software-driven Descriptor System Data Transfer Controller (DSTC) code example from the PDL. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 23

24 1. Copy example files into the PDL template project. Each PDL example includes two files: pdl_user.h enables desired PDL functionality main.c contains code to use the PDL In this step you simply copy those files into the project folder. You will explore the contents of these files in subsequent steps. A. Copy the files from the example folder. Navigate to the PDL example folder. In a default installation, the path is: \Documents\Cypress\FM_PDL_<version>\example\dstc\dstc_sw_transfer Select and copy two files, pdl_user.h and main.c. B. Paste the files into the project folder. Navigate to the PDL template project folder. In a default installation, the path is: \Documents\Cypress\FM_PDL_<version>\template\source Paste the files into this location, and replace the existing files. Backup files are in the template\source\backup folder. The PDL template project includes and uses these two files. 2. Configure the PDL for the target device. You specify the target processor in pdl_device.h. You change two #define statements in this file. A. Open pdl_device.h in the template\source folder. B. Specify the target series and package. Look for the code that defines the values of PDL_MCU_SERIES and PDL_MCU_PACKAGE. In this case, it is already correct. For any other device you would need to change these definitions. The comments in the file point you to the location where you can find the available definitions. In this example, the code at line 57 defines the series targeted in this example. #define PDL_MCU_SERIES PDL_DEVICE_SERIES_S6E1C3X The code at line 68 defines the package targeted in this example. Change the code to: #define PDL_MCU_PACKAGE C. Close the file. PDL_DEVICE_PACKAGE_S6_D Although you made no change, this is how you configure the PDL to compile code for a particular device. 3. Configure PDL functionality. You configure PDL functionality in pdl_user.h. For this example you don t need to do anything; the example code configures the PDL correctly. This step ensures you are aware of how this works and what you need to do when working on your own project. A. Open pdl_user.h. B. Examine the contents of the file. This file contains a long list of #define statements, one for each configurable feature of the PDL. To enable a feature, you define it as PDL_ON. Otherwise it is PDL_OFF. Pertinent to this example, find the line of code that sets PDL_PERIPHERAL_ENABLE_DSTC to the value PDL_ON. In this example it is at line 122 of the file. // DSTC #define PDL_PERIPHERAL_ENABLE_DSTC C. Close the file. You don t need to make any changes. PDL_ON FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 24

25 3.3.3 Build and Run the Code The code in the main() function performs the following high-level tasks. Fills a small source data buffer with values Configures the DSTC to move data from the source data buffer to the destination data buffer Triggers the data transfer Compares the destination buffer with the source buffer to confirm the operation was successful You can study the source code in main.c for details of how the code accomplishes these tasks. In this step you will execute the code and confirm success. 1. Connect the board to your PC. The precise details will vary based on your hardware. For the S6E1C3 starter kit, the board has two connectors, denoted CN3 and CN4. See Figure 3-1 if you re not sure which is which. Use the provided cable and connect to the CN3 (CMSIS-DAP) port on the board. When properly connected, LED3 Power on the board will be green. 2. Build the code. Choose Project -> Build Target. The code should compile and link with no warnings or errors. 3. Download the code and launch the debugger. Choose Debug -> Start/Stop Debug Session. The IDE downloads the code to the board and the debugger launches. Execution halts at the first line of main() as shown in Figure Figure Debugger Halted at the main() Function FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 25

26 4. Prepare to transfer data. In this step you run the code until just before the actual data transfer. A. Set a breakpoint as shown in Figure The code is: Dstc_SwTrigger(0u); // Start SW transfer with DES + 0 offset B. Choose Debug > Run. Execution halts at the breakpoint. Figure Set a Breakpoint 5. Set up the Watch window to observe the destination data buffer. A. Double-click the variable au32destinationdata. This selects just the variable name. B. Right-click the selected variable name and choose Add audestinationdata to > Watch 1. When done, the array appears in the Watch window, as shown in Figure Figure Setting Up the Watch Window for the Destination Buffer FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 26

27 6. Copy the data to the destination data buffer. In this step you execute the data transfer examine the contents of the destination data buffer. A. Choose Debug > Step Over. B. Observe the values of au32destinationdata in the Watch window, shown in Figure Figure Observe Values in the Quick Watch Window The application used the DSTC peripheral to copy the data from the source buffer to the destination buffer. You have successfully built a simple application using the PDL. You can run the rest of the code if you wish. It compares the source and destination buffers to confirm they are the same. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 27

28 A. PDL-Related Resources Table A-1 lists some resources available to you for PDL Programing. Table A-1. PDL and FM resources I Want To Evaluate the PDL Learn About Available Tools Select an FM Part Become familiar with the PDL Become familiar with processor peripherals Read this document. Resources Purchase a Starter Kit that includes the PDL and PDL-based examples. FM0+ S6E1B8-Series Starter Kit, FM0+ S6E1C3-Series Starter Kit. FM4 S6E2GM Pioneer Kit Download the PDL separately, from the FM0+, FM3, and FM4 product pages. Look on the Tools & Software tab. Visit the FM Ecosystem page. Follow the links to learn about partners who provide IDEs, compilers, debuggers, operating systems, middleware, boards, training, and more. View the introductory video FM0+ FM4 Download and review the Product Selector Guide. Read AN Differences Among FM0+, FM3, and FM4 Families Review datasheets for the FM families. Read this document. Use the PDL documentation, located in your PDL installation. Explore the PDL example code, located in your PDL installation. Explore the Starter Kit example code, for kits that use the PDL. Use the available Peripheral Manuals as a technical reference. FM0+ For FM3: o o o o FM4 FM3 PERIPHERAL MANUAL Main Part FM3 PERIPHERAL MANUAL Timer Part FM3 PERIPHERAL MANUAL Analog Macro Part FM3 PERIPHERAL MANUAL Communication Macro Part FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 28

29 B. Migrating a V4 Keil Project to V5 This appendix shows you the steps required to migrate a project file from V4 to V5 of the Keil µvision IDE. The PDL template project for the Keil µvision IDE is based on version 4 of the tools. You may have version 5 installed. In that case you need to migrate the project file. 1. Open the project file You may have already done this. The file name is pdl_template.uvproj. In a default installation, the path to the file is: \Documents\Cypress\FM_PDL_<version>\template\ARM Double-click the file, and the Keil µvision IDE opens. If you have V5 installed, when the IDE launches you are asked how you want to work with this project. Click Migrate to Device Pack as shown in Figure B-1. When you do, the Pack Installer opens. Figure B-1. Migrate to Device pack FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 29

30 2. Dismiss the Pack Installer welcome window. Figure B-2 shows the window. Read the contents, then click OK. Appendix B Migrating a V4 Keil Project to V5 Depending on your prior use of the tools and your settings choices, you may see the Pack Installer welcome window. If you do, simply click OK and dismiss the window. Figure B-2. Pack Installer Welcome Window 3. Install Cypress FM packs. See Figure B-3 for the UI in this step. A. Choose Packs > Check for Updates to ensure you get the current packs. B. In the Device column, click Cypress. The contents of the Device Specific column will update to display packs available for Cypress devices. C. Click Install for each FM pack. When done, each button changes to Up to date. D. Close the Pack Installer window. You return to the Keil IDE to take the next steps. Figure B-3. Install Cypress FM Packs FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 30

31 Appendix B Migrating a V4 Keil Project to V5 4. Migrate the PDL project to use Pack devices. When you close the Pack Installer and return to the IDE you see the window in Figure B-4. Click Yes. A window appears to select your device. Figure B-4. Migrate to Use Pack Devices 5. Select the target device. The target device is set per build. The project has two builds, named Release and Debug. So you will do this twice. These instructions use the FM0+ S6E1C-Series MCU Starter Kit, which has a Cortex M0+ processor. Navigate to and click ARMCM0P.Then click OK. This sets the device for the build target named Release in the project. See Figure B-5. Repeat this for the build target named Debug. Figure B-5. Select the Target Device Note: you are choosing a generic ARM Cortex M0+ processor as target, not a specific Cypress processor. The S6E1C is a relatively new series and at the time of this writing is not included in the FM0+ pack you just downloaded. After downloading the packs you can find fully supported processors in the Cypress folder. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 31

32 6. Complete project migration. Appendix B Migrating a V4 Keil Project to V5 After you select the target device for each build in the project, the window shown in Figure B-6 appears. Note the warning that target memory and the debugger setup may have changed. You will address these issues when you continue with the exercise. Click OK to close the window. Figure B-6. Complete Project Migration You have successfully migrated the PDL project to V5 of the Keil µvision IDE. Please return to page 19, Step 3, Configure device memory. to complete the exercise using the Keil IDE. FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 32

33 Revision History Document Revision History Document Title: FM Universal Peripheral Driver Library Quick Start Guide Document Number: Revision Issue Date Origin of Change Description of Change ** 4/4/2015 E Zhang First release *A 2/23/2016 JETT New Quick Start Guide FM Universal Peripheral Driver Library Quick Start Guide, Doc. No Rev *A 33

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO) 1.0 Features Selecting Clock mode Internal Bus Clock Frequency Division Control PLL Clock Control Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO) Interrupts

More information

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0 1.0 Features Four operating modes 16-bit PWM Timer 16-bit PPG Timer 16/32-bit Reload Timer 16/32-bit PWC Timer Trigger generation for ADC conversion General The Peripheral Driver Library (PDL) Base Timer

More information

PSoC Creator Quick Start Guide

PSoC Creator Quick Start Guide PSoC Creator Quick Start Guide Install Download PSoC Creator from www.cypress.com/psoccreator, or install from a kit CD. For assistance, go to http://www.cypress.com/go/support For features, system requirements,

More information

Capable of adjusting detection timings for start bit and data bit

Capable of adjusting detection timings for start bit and data bit PSoC Creator Component Datasheet Remote Control (PDL_RC) 1.0 Features Up to 2 Channels HDMI-CEC/ High Definition Multimedia Interface Consumer Electronics Control transmitter/receiver SIRCS/Sony Infrared

More information

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0 1.0 Features Configures the Multi-Function Serial (MFS) Interface to one of the following modes: UART (Asynchronous normal serial interface) Clock synchronous serial interface (SPI and I 2 S can be supported)

More information

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show. 1.50 Features Up to 8-bit General Description The allows the firmware to output digital signals. When to Use a Use a when the firmware needs to interact with a digital system. You can also use the as a

More information

Use the Status Register when the firmware needs to query the state of internal digital signals.

Use the Status Register when the firmware needs to query the state of internal digital signals. 1.50 Features Up to 8-bit General Description The allows the firmware to read digital signals. When to Use a Use the when the firmware needs to query the state of internal digital signals. Input/Output

More information

One 32-bit counter that can be free running or generate periodic interrupts

One 32-bit counter that can be free running or generate periodic interrupts PSoC Creator Component Datasheet Multi-Counter Watchdog (MCWDT_PDL) 1.0 Features Configures up to three counters in a multi-counter watchdog (MCWDT) block Two 16-bit counters that can be free running,

More information

THIS SPEC IS OBSOLETE

THIS SPEC IS OBSOLETE THIS SPEC IS OBSOLETE Spec No: 002-09373 Spec Title: AN209373 - F2MC-FM3 Family OpenOCD GUI Frontend Replaced by: 002-0586 AN209373 This application note describes how to use on-board Open On-Chip Debug

More information

This section describes the various input and output connections for the SysInt Component.

This section describes the various input and output connections for the SysInt Component. 1.0 Features Generating interrupts from hardware signals Assigning interrupts to a CPU core Configuring interrupt priority Interrupt vectoring and control General Description The Component is a graphical

More information

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1. PSoC Creator Component Datasheet Digital Multiplexer and Demultiplexer 1.10 Features Digital Multiplexer Digital Demultiplexer Up to 16 channels General Description The Multiplexer component is used to

More information

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1. 1.0 Features Industry-standard logic gates Configurable number of inputs up to 8 Optional array of gates General Description Logic gates provide basic boolean operations. The output of a logic gate is

More information

Cypress Peripheral Driver Library v2.1 Quick Start Guide

Cypress Peripheral Driver Library v2.1 Quick Start Guide Cypress Peripheral Driver Library v2.1 Quick Start Guide Doc. No. 002-13955 Rev ** Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): +1 408.943.2600

More information

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

This input determines the next value of the output. The output does not change until the next rising edge of the clock. 1.30 Features Asynchronous reset or preset Synchronous reset, preset, or both Configurable width for array of s General Description The stores a digital value. When to Use a Use the to implement sequential

More information

EZ-PD Analyzer Utility User Guide

EZ-PD Analyzer Utility User Guide EZ-PD Analyzer Utility User Guide Doc. No. 002-12896 Rev. ** Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 www.cypress.com Copyrights

More information

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

For More Information Please contact your local sales office for additional information about Cypress products and solutions. The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix MB. However, Cypress will offer these products

More information

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to Differential. 1.20 Features Single or differential inputs Adjustable between 2 and 32 inputs Software controlled Inputs may be pins or internal sources No simultaneous connections Bidirectional (passive) General Description

More information

PSoC 6 Current Digital to Analog Converter (IDAC7)

PSoC 6 Current Digital to Analog Converter (IDAC7) 1.0 Features Six current ranges (4.96 ua to 635 ua) Sink or Source current 7-bit resolution Two IDACs can be put in parallel to form an 8-bit IDAC Add external resistor for VDAC functionality General Description

More information

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

For More Information Please contact your local sales office for additional information about Cypress products and solutions. The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix MB. However, Cypress will offer these products

More information

Use the Status Register when the firmware needs to query the state of internal digital signals.

Use the Status Register when the firmware needs to query the state of internal digital signals. PSoC Creator Component Datasheet Status Register 1.80 Features Up to 8-bit Status Register Interrupt support General Description The Status Register allows the firmware to read digital signals. When to

More information

CE CY8CKIT-042-BLE F-RAM Data Logger

CE CY8CKIT-042-BLE F-RAM Data Logger CE210988 - CY8CKIT-042-BLE F-RAM Data Logger Objective This example project is based on a PSoC Creator starter design for the PSoC 4 device. It demonstrates how F-RAM can be used with the PSoC to capture

More information

ModusToolbox USB Configurator Guide

ModusToolbox USB Configurator Guide ModusToolbox USB Configurator Guide Version 1.1 Overview The USB Configurator is a configuration tool included in the ModusToolbox software. Use the USB Configurator to configure USB Device descriptors.

More information

Automatic reload of the period to the count register on terminal count

Automatic reload of the period to the count register on terminal count 1.0 Features 7-bit read/write period register 7-bit count register that is read/write Automatic reload of the period to the count register on terminal count Routed load and enable signals General Description

More information

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration 1.50 Features Low input offset User controlled offset calibration Multiple speed modes Low power mode Output routable to digital logic blocks or pins Selectable output polarity Configurable operation mode

More information

FM3 Family Motor Graphical Interface User Manual

FM3 Family Motor Graphical Interface User Manual FM3 Family Motor Graphical Interface User Manual Doc. No. 002-09177 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): +1 408.943.2600 www.cypress.com

More information

Use a DieTemp component when you want to measure the die temperature of a device.

Use a DieTemp component when you want to measure the die temperature of a device. PSoC Creator Component Datasheet Die Temperature (DieTemp) 2.0 Features Accuracy of ±5 C Range 40 C to +140 C (0xFFD8 to 0x008C) Blocking and non-blocking API General Description The Die Temperature (DieTemp)

More information

Cypress BLE-Beacon ios App User Guide

Cypress BLE-Beacon ios App User Guide Cypress BLE-Beacon ios App User Guide Doc. No. 002-12101 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com Copyrights Copyrights Cypress Semiconductor Corporation,

More information

Optional Pause Pulse for constant frame length of 282 clock ticks

Optional Pause Pulse for constant frame length of 282 clock ticks PSoC Creator Component Datasheet Single Edge Nibble Transmission (SENT_TX) 1.0 Features Compliant with SAE J2716 APR2016 (Issued 2007-04, Revised 2016-04) without any serial message formats Selectable

More information

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections PSoC Creator Component Datasheet Analog Multiplexer (AMux) 1.80 Features Single or differential connections Adjustable between 1 and 256 connections Software controlled Connections may be pins or internal

More information

PSoC 4 Current Digital to Analog Converter (IDAC)

PSoC 4 Current Digital to Analog Converter (IDAC) PSoC Creator Component Datasheet PSoC 4 Current Digital to Analog Converter (IDAC) 1.10 Features 7 or 8-bit resolution 7-bit range: 0 to 152.4 or 304.8 µa 8-bit range: 0 to 306 or 612 µa Current sink or

More information

W H I T E P A P E R. Timing Uncertainty in High Performance Clock Distribution. Introduction

W H I T E P A P E R. Timing Uncertainty in High Performance Clock Distribution. Introduction W H I T E P A P E R Brijesh A Shah, Cypress Semiconductor Corp. Timing Uncertainty in High Performance Clock Distribution Abstract Several factors contribute to the timing uncertainty when using fanout

More information

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM W H I T E P A P E R Harsha Medu, Applications Engineer Cypress Semiconductor Corp. Energy Comparison of Cypress and Abstract (Ferroelectric Random Access Memory) is a nonvolatile memory that uses a ferroelectric

More information

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C Objective These code examples demonstrate the usage of the EZI2C slave and I 2 C master Components in PSoC 3, PSoC 4, and PSoC 5LP. Overview These code examples

More information

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes PSoC Creator Component Datasheet External Memory Interface (EMIF) 1.30 Features 8-, 16-, 24-bit address bus width 8-, 16-bit data bus width Supports external synchronous memory Supports external asynchronous

More information

F²MC-8FX Family MB95200H/210H Series Capacitance Touch Sensor

F²MC-8FX Family MB95200H/210H Series Capacitance Touch Sensor AN205062 Associated Part Family: MB95200H/210H Series This Application Note describes Cypress TSC solution, and explains how to use TSC library and TSC GUI. Contents 1 Introduction... 1 2 Cypress Capacitance

More information

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1. Scanning Comparator (ScanComp) 1.0 Features Scan up to 64 single ended or differential channels automatically Note The number of input and output channels will be limited by the hardware available in the

More information

BGM Adaptor MB E Operation Manual. 8FX Family 8-bit Microcontroller. Doc. # Rev. *A

BGM Adaptor MB E Operation Manual. 8FX Family 8-bit Microcontroller. Doc. # Rev. *A 8FX Family 8-bit Microcontroller BGM Adaptor MB2146-07-E Operation Manual Doc. # 002-05543 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl):

More information

Configurable transfer modes: single transfer, 1D transfer (using X loop) and 2D transfer (using both X and Y loops).

Configurable transfer modes: single transfer, 1D transfer (using X loop) and 2D transfer (using both X and Y loops). PSoC Creator Component Datasheet Direct Memory Access (DMA_PDL) 2.0 Features Devices support up to two DMA hardware blocks Each DMA block supports up to 16 DMA channels Supports channel descriptors in

More information

AN F²MC-16FX Family, I2C. Contents. 1 Introduction. This application note describes how to communicate via I2C with a Serial EEPROM.

AN F²MC-16FX Family, I2C. Contents. 1 Introduction. This application note describes how to communicate via I2C with a Serial EEPROM. AN204776 This application note describes how to communicate via I2C with a Serial EEPROM. Contents 1 Introduction... 1 2 24C04... 2 2.1 EEPROM... 2 2.2 Connection to MB963xx... 3 2.3 Addressing... 3 2.4

More information

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts AN205202 This application note describes the emulation system for MB91460S (MB91F467S) series and the current emulation system is based on EVA device MB91V460A, which does not include an APIX interface.

More information

Supports Analog, Digital I/O and Bidirectional signal types

Supports Analog, Digital I/O and Bidirectional signal types PSoC Creator Component Datasheet General Purpose Input / Output (GPIO) 1.0 Features Rapid setup of GPIO parameters Automatic place and route of signals to and from GPIOs Supports Software and Hardware

More information

FM4 S6E2H-Series Starter Kit Guide

FM4 S6E2H-Series Starter Kit Guide FM4 S6EH-Series Starter Kit Guide Doc. No. 00-387 Rev. ** Cypress Semiconductor 98 Champion Court San Jose, CA 9534-709 Phone (USA): 800.858.80 Phone (Intnl): + 408.943.600 www.cypress.com Copyright Cypress

More information

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

For More Information Please contact your local sales office for additional information about Cypress products and solutions. The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix MB. However, Cypress will offer these products

More information

Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller

Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller September 20, 2012 Chip Errata for the MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller This document describes the errata for the MOVS/MOVSW Overlap of source and destination

More information

The Emulated EEPROM Component should be used to store nonvolatile data on a target device.

The Emulated EEPROM Component should be used to store nonvolatile data on a target device. PSoC Creator Component Datasheet Emulated EEPROM (Em_EEPROM) 2.0 Features EEPROM-Like Non-Volatile Storage Easy-to-use Read and Write API Functions Optional Wear Leveling Optional Redundant EEPROM Copy

More information

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash AN203980 FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash Target products: S6E2Cx series This document explains the use of reference software "Over the Air Update with

More information

Shift Register. Features. General Description 1.20

Shift Register. Features. General Description 1.20 1.20 Features Adjustable shift register size: 1 to 32 bits Simultaneous shift in and shift out Right shift or left shift Reset input forces shift register to all 0s Shift register value readable by CPU

More information

PSoC 1 In-Circuit Emulator Development Kit Guide

PSoC 1 In-Circuit Emulator Development Kit Guide CY3215-DK PSoC 1 In-Circuit Emulator Development Kit Guide Doc. # 001-66514 Rev. *E Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600

More information

Nine-Output 3.3 V Buffer

Nine-Output 3.3 V Buffer Nine-Output 3.3 V Buffer Nine-Output 3.3 V Buffer Features One-input to nine-output buffer/driver Supports two DIMMs or four SO-DIMMs with one additional output for feedback to an external or chipset phase-locked

More information

PSoC Creator 4.2 Production Release Notes

PSoC Creator 4.2 Production Release Notes PSoC Creator 4.2 Production Release Notes Overview The primary purpose of the PSoC Creator 4.2 release is to provide production support for the PSoC 6 MCU. This release includes a new Peripheral Driver

More information

Getting Started with MCUXpresso SDK CMSIS Packs

Getting Started with MCUXpresso SDK CMSIS Packs NXP Semiconductors Document Number: MCUXSDKPACKSGSUG User's Guide Rev. 1, 11/2017 Getting Started with MCUXpresso SDK CMSIS Packs 1 Introduction The MCUXpresso Software Development Kit (SDK) is a comprehensive

More information

CY8CKIT-002. PSoC MiniProg3 Program and Debug Kit Guide. Doc. # Rev. *H

CY8CKIT-002. PSoC MiniProg3 Program and Debug Kit Guide. Doc. # Rev. *H CY8CKIT-002 PSoC MiniProg3 Program and Debug Kit Guide Doc. # 001-59350 Rev. *H Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 www.cypress.com Copyrights Copyrights Cypress Semiconductor

More information

Version February 02, 2018

Version February 02, 2018 PSoC Programmer Release Notes February 02, 2018 PSoC Programmer is Cypress s programming toolchain used for programming various Cypress devices. Supports applications including: PSoC Creator, PSoC Designer,

More information

Sequencing Successive Approximation ADC (ADC_SAR_Seq) Features. General Description. When to Use the ADC_SAR_Seq Supports PSoC 5LP devices

Sequencing Successive Approximation ADC (ADC_SAR_Seq) Features. General Description. When to Use the ADC_SAR_Seq Supports PSoC 5LP devices Sequencing Successive Approximation ADC (ADC_SAR_Seq) 1.10 Features Supports PSoC 5LP devices Selectable resolution (8, 10 or 12 bit) and sample rate (up to 1 Msps) Scans up to 64 single ended or 32 differential

More information

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA CE97091- PSoC 4: Time-Stamped ADC Data Transfer Using DMA Objective This code example uses a DMA channel with two descriptors to implement a time-stamped ADC data transfer. It uses the Watch Dog Timer

More information

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B MB39C811-EVB-03 PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide Doc. No. 002-08722 Rev. *B Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com

More information

FM0+ Family S6E1A1 Series, Flash Programming Guide

FM0+ Family S6E1A1 Series, Flash Programming Guide FM0+ Family S6E1A1 Series, Flash Programming Guide Doc. No. 002-05028 Rev. *B Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com Copyrights Cypress Semiconductor Corporation,

More information

Tutorial. How to use Keil µvision with Spansion templates Spansion Inc.

Tutorial. How to use Keil µvision with Spansion templates Spansion Inc. Tutorial How to use Keil µvision with Spansion templates 1 2013 Spansion Inc. Warranty and Disclaimer The use of the deliverables (e.g. software, application examples, target boards, evaluation boards,

More information

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface PSoC Creator Component ata Sheet 1.20 Features Industry standard Philips I 2 C bus compatible interface Emulates common I 2 C EEPOM interface Only two pins (SA and SCL) required to interface to I2C bus

More information

Controller Continuum. for Microcontrollers V6.3. Quick Start

Controller Continuum. for Microcontrollers V6.3. Quick Start Controller Continuum for Microcontrollers V6.3 Quick Start CodeWarrior Development Studio for Microcontrollers V6.x Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space PC with 1 GHz Intel

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our customers, Old Company Name in Catalogs and Other Documents On April 1 st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took

More information

FR Family SOFTUNE Workbench User's Manual for V6

FR Family SOFTUNE Workbench User's Manual for V6 MB90880???? Cover Sheet FR Family SOFTUNE Workbench User's Manual for V6 Spec. # 002-04574 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl):

More information

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show. 1.60 Features Up to 8-bit General Description The allows the firmware to output digital signals. When to Use a Use a when the firmware needs to interact with a digital system. You can also use the as a

More information

Cypress EZ-PD Configuration Utility User Manual

Cypress EZ-PD Configuration Utility User Manual Cypress EZ-PD Configuration Utility User Manual Revision 1.1 Beta Doc. No. 002-22139 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our customers, Old Company Name in Catalogs and Other Documents On April 1 st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took

More information

FM3. MB9B500 Series 32-BIT MICROCONTROLLER FSS MB9BF506R EV-BOARD USER MANUAL APPLICATION NOTE FUJITSU SEMICONDUCTOR (SHANGHAI) LIMITED

FM3. MB9B500 Series 32-BIT MICROCONTROLLER FSS MB9BF506R EV-BOARD USER MANUAL APPLICATION NOTE FUJITSU SEMICONDUCTOR (SHANGHAI) LIMITED MCU-AN-510014-E-10 FM3 32-BIT MICROCONTROLLER MB9B500 Series FSS MB9BF506R EV-BOARD USER MANUAL APPLICATION NOTE For more information for the FM3 microcontroller, visit the web site at: http://www.fujitsu.com/global/services/microelectronics/product/micom/roadmap/industrial/fm3/

More information

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration 1.20 Features Low input offset User controlled offset calibration Multiple speed modes Operates in Deep Sleep power mode Output routable to digital logic blocks or pins Selectable output polarity Multiple

More information

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents To our customers, Old Company Name in Catalogs and Other Documents On April 1 st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took

More information

TI: Uses a short pulse on spi_select to indicate start of transaction. National Semiconductor (Microwire): Transmission and Reception occur separately

TI: Uses a short pulse on spi_select to indicate start of transaction. National Semiconductor (Microwire): Transmission and Reception occur separately PSoC Creator Component Datasheet SPI (SCB_SPI_PDL) 2.0 Features Original SPI protocol as defined by Motorola All four clock polarity and phase options TI: Uses a short pulse on spi_select to indicate start

More information

Use the Status Register when the firmware needs to query the state of internal digital signals.

Use the Status Register when the firmware needs to query the state of internal digital signals. 1.60 Features Up to 8-bit General Description The allows the firmware to read digital signals. When to Use a Use the when the firmware needs to query the state of internal digital signals. Input/Output

More information

AT03975: Getting Started with SAM L21. Descripton. Features. SMART ARM-Based Microcontroller APPLICATION NOTE

AT03975: Getting Started with SAM L21. Descripton. Features. SMART ARM-Based Microcontroller APPLICATION NOTE SMART ARM-Based Microcontroller AT03975: Getting Started with SAM L21 APPLICATION NOTE Descripton This application note aims at getting started with the Atmel SAM L21 ARM Cortex -M0+ based microconroller.

More information

for ColdFire Architectures V7.2 Quick Start

for ColdFire Architectures V7.2 Quick Start for ColdFire Architectures V7.2 Quick Start CodeWarrior Development Studio for ColdFire Architectures V7.2 Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space 1 GHz Pentium compatible

More information

SN32F100 Series QUICK START. SN32F100 Series SN32F107 SN32F108 SN32F109. SONiX TECHNOLOGY CO., LTD Page 1 Version 3.1

SN32F100 Series QUICK START. SN32F100 Series SN32F107 SN32F108 SN32F109. SONiX TECHNOLOGY CO., LTD Page 1 Version 3.1 SN32F100 Series QUICK START SN32F107 SN32F108 SN32F109 SONiX SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does

More information

Writing to Internal Flash in PSoC 3 and PSoC 5

Writing to Internal Flash in PSoC 3 and PSoC 5 Writing to Internal Flash in PSoC 3 and PSoC 5 Code Example Objective CE62384 demonstrates how to write to the internal flash to change its contents during run time. CE62384 Associated Part Families: CY8C3xxx

More information

CMSIS DAP Setup. Document Version History Document Version ngxtechnologies.com 2

CMSIS DAP Setup. Document Version History Document Version ngxtechnologies.com 2 Document Version History Document Version - 1.0 Author Vinayak ngxtechnologies.com 2 Table of Contents INTRODUCTION...4 REQUIREMENTS...4 HARDWARE...4 SOFTWARE...4 SETUP...4 DISCLAIMERS...8 ngxtechnologies.com

More information

AT06467: Getting started with SAM D09/D10/D11. Features. Description. SMART ARM-based Microcontrollers APPLICATION NOTE

AT06467: Getting started with SAM D09/D10/D11. Features. Description. SMART ARM-based Microcontrollers APPLICATION NOTE SMART ARM-based Microcontrollers AT06467: Getting started with SAM D09/D10/D11 APPLICATION NOTE Features Getting started with Atmel SMART SAM D09/D10/D11 microcontrollers and tools Getting started with

More information

UM1727 User manual. Getting started with STM32 Nucleo board software development tools. Introduction

UM1727 User manual. Getting started with STM32 Nucleo board software development tools. Introduction User manual Getting started with STM32 Nucleo board software development tools Introduction The STM32 Nucleo board is a low-cost and easy-to-use development platform used to quickly evaluate and start

More information

GPIF II Designer - Quick Start Guide

GPIF II Designer - Quick Start Guide GPIF II Designer - Quick Start Guide 1. Introduction Welcome to GPIF II Designer - a software tool to configure the processor port of EZ-USB FX3 to connect to any external device. This application generates

More information

M3H Group(2) Application Note 12-bit Analog to Digital Converter (ADC-A)

M3H Group(2) Application Note 12-bit Analog to Digital Converter (ADC-A) 12-bit Analog to Digital Converter (ADC-A) Outlines This application note is a erence material for developing products using the 12-bit analog to digital converter (ADC) function of M3H Group (2). This

More information

FM3 MB9B100A/300A/400A/500A Series Inverter Solution GUI User Guide

FM3 MB9B100A/300A/400A/500A Series Inverter Solution GUI User Guide FM3 MB9B100A/300A/400A/500A Series Inverter Solution GUI User Guide Doc. No. 002-04375 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com Copyrights Copyrights

More information

M3H Group(2) Application Note Asynchronous Serial Communication Circuit (UART-C)

M3H Group(2) Application Note Asynchronous Serial Communication Circuit (UART-C) M3H Group(2) Asynchronous Serial Communication Circuit (UART-C) Outlines This application note is a erence material for developing products using the asynchronous serial communication circuit (UART) function

More information

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show. 1.70 Features Up to 8-bit General Description The allows the firmware to output digital signals. When to Use a Use a when the firmware needs to interact with a digital system. You can also use the as a

More information

M3H Group(1) Application Note. I 2 C Interface (I2C-B) MASTER/SLAVE

M3H Group(1) Application Note. I 2 C Interface (I2C-B) MASTER/SLAVE M3H Group(1) I 2 C Interface (I2C-B) MASTER/SLAVE Outlines This application note is a reference material for developing products using the Master/Slave function in I2C interface (I2C) functions of M3H

More information

STM32SnippetsL0. STM32L0xx Snippets firmware package. Features. Description

STM32SnippetsL0. STM32L0xx Snippets firmware package. Features. Description STM32L0xx Snippets firmware package Data brief Features Complete free C source code firmware examples for STM32L0xx microcontrollers Basic examples using direct-access registers as defined in CMSIS Cortex

More information

Use the Status Register when the firmware needs to query the state of internal digital signals.

Use the Status Register when the firmware needs to query the state of internal digital signals. 1.70 Features Up to 8-bit General Description The allows the firmware to read digital signals. When to Use a Use the when the firmware needs to query the state of internal digital signals. Input/Output

More information

PSoC 1 I 2 C Bootloader

PSoC 1 I 2 C Bootloader Objective Project Name: PSoC1_I2C_Bootloader Programming Language: C Associated Part: All PSoC 1 Families Software Version: PD 5.2 SP1 Related Hardware: CY3210 PSoC Eval1 Board Author: Jie Yuan This project

More information

Comparator (Comp) Features. General Description. When to use a Comparator 1.60

Comparator (Comp) Features. General Description. When to use a Comparator 1.60 1.60 Features Low input offset User controlled offset calibration Multiple speed modes Low power mode Output routable to digital logic blocks or pins Selectable output polarity Configurable operation mode

More information

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D Objective CE56273 SPI With DMA in PSoC 3 / PSoC 5 CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D This code example demonstrates

More information

Peripheral Driver Library (PDL) Component (PDL Application Programming Interface (API) only)

Peripheral Driver Library (PDL) Component (PDL Application Programming Interface (API) only) PSoC Creator Component Datasheet I2C (SCB_I2C_PDL) 1.0 Features Industry-Standard NXP I 2 C bus interface Supports slave, master [1] and master-slave operation Supports data rates of 100/400/1000 kbps

More information

Master modes provide all functionality necessary to work in a multi-master environment.

Master modes provide all functionality necessary to work in a multi-master environment. 2.0 Features Industry-Standard NXP I 2 C bus interface Supports slave, master [1] and master-slave operation Supports data rates of 100/400/1000 kbps Hardware Address Match, multiple addresses Wake from

More information

Converting Firmware Projects to CoIde and IAR Embedded Workbench for ARM

Converting Firmware Projects to CoIde and IAR Embedded Workbench for ARM APPLICATION NOTE Converting Firmware Projects to CoIde and IAR Embedded Workbench for ARM TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2015 Active-Semi, Inc. TABLE OF

More information

CodeWarrior Development Studio for Freescale 68HC12/HCS12/HCS12X/XGATE Microcontrollers Quick Start SYSTEM REQUIREMENTS Hardware Operating System 200

CodeWarrior Development Studio for Freescale 68HC12/HCS12/HCS12X/XGATE Microcontrollers Quick Start SYSTEM REQUIREMENTS Hardware Operating System 200 CodeWarrior Development Studio for Freescale 68HC12/HCS12/HCS12X/XGATE Microcontrollers Quick Start SYSTEM REQUIREMENTS Hardware Operating System 200 MHz Pentium II processor or AMD-K6 class processor,

More information

HX2VL Development Kit Guide. Doc. # Rev. **

HX2VL Development Kit Guide. Doc. # Rev. ** HX2VL Development Kit Guide Doc. # 001-73960 Rev. ** Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights

More information

USB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter

USB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter C8051F38X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F38x Development Kit contains the following items: C8051F380 Target Board C8051Fxxx Development Kit Quick-start Guide Silicon Laboratories

More information

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration 1.10 Features FIR low-pass filter at 6 khz with Blackman window, 85 taps Demonstrates the polling mode of the Filter component AC-coupled input provided bias with internal Opamp for maximum swing DMA used

More information

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration 2.0 Features Low input offset User controlled offset calibration Multiple speed modes Low-power mode Wake from low power modes Multiple interrupt and output modes General Description The Low Power Comparator

More information

HX2VL Development Kit Guide. Doc. # Rev. *A

HX2VL Development Kit Guide. Doc. # Rev. *A HX2VL Development Kit Guide Doc. # 001-73960 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights

More information

AN EZ-USB FX3 I 2 C Boot Option. Application Note Abstract. Introduction. FX3 Boot Options

AN EZ-USB FX3 I 2 C Boot Option. Application Note Abstract. Introduction. FX3 Boot Options EZ-USB FX3 I 2 C Boot Option Application Note Abstract AN68914 Author: Shruti Maheshwari Associated Project: No Associated Part Family: EZ-USB FX3 Software Version: None Associated Application Notes: None

More information

EZ-USB FX3 Development Kit Guide

EZ-USB FX3 Development Kit Guide CYUSB3KIT-001 EZ-USB FX3 Development Kit Guide Doc. #: 001-70237 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com

More information

Cypress HX2VL Configuration Utility Blaster User Guide

Cypress HX2VL Configuration Utility Blaster User Guide Cypress HX2VL Configuration Utility Blaster User Guide Doc. # 001-70672 Rev. *B Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com

More information