Schedulability Analysis of AADL Models
|
|
- Albert Britton Gaines
- 5 years ago
- Views:
Transcription
1 Schedulability Analysis of AADL Models Oleg Sokolsky Insup Lee University of Pennsylvania Duncan Clarke Fremont Associates Overview AADL modeling language Why is it useful and what it has Formal schedulability analysis Introduction to ACSR Modeling task sets Translating AADL into ACSR 1
2 Embedded system architectures Both hardware and software aspects are important Increasingly distributed and heterogeneous Analysis is important Fast design space exploration Some behavioral information needed for analysis Tight resource and timing constraints Multimodal behaviors E.g., fault recovery AADL ADL for embedded systems Architecture Analysis and Design Language Oriented towards modeling embedded and realtime systems Hardware and software components Threads, data, processors, buses, memory Control, data, and access connections Semi-formal execution semantics in terms of hybrid automata SAE standard AS
3 Component interfaces (types) Features Points for external connections E.g., data ports Flows End-to-end internal connections Properties Attributes useful for analysis Component implementations Internal structure of the component Subcomponents are type references Connections conform with flows in the type External features conform with the type Internal features conform with subcomponent types 3
4 Features and connections Communication Ports and port groups Port connections Resource access Required and provided access Access connections Control Subprogram features Parameter connections Thread components Thread represents a sequential flow of control Can have only data as subcomponents Threads are executable components Execution goes through a number of states Active or inactive Behaviors are specified by hybrid automata 4
5 Thread states Uninitialized Thread Initialize InitializeComplete: Initialized Thread InactiveInInitMode: Activate ActiveInInitMode: ActivateComplete: Inactive DeactivateComplete: ActiveIn NewMode: Active Dispatch: Suspended Complete: Compute Repaired: Recovered: Fault: Recover Deactivate InactiveInNewMode: Thread State Thread State with Source Code Execution Terminate: Finalize FinalizeComplete: Terminated Thread Courtesy Peter Feiler Thread Hybrid Automata 5
6 Thread dispatch Periodic threads are dispatched periodically Event arrivals are queued Non-periodic threads are dispatched by incoming events Pre-declared ports Event in port Dispatch If connected, all other events are queued Event out port Complete Can implement precedence 100ms T1 Complete Dispatch T2 Component properties Thread Dispatch protocol periodic, aperiodic, sporadic, or background Period For periodic and sporadic threads Execution time range and deadline for all execution states separately (initialize, compute, activate, etc.) Processor Scheduling protocol 6
7 Component bindings Software components are bound to platform components Binding mechanism: Properties specify allowed and actual bindings Allows for exploration of design alternatives thread data processor bus memory Formal schedulability analysis Translation of AADL model into ACSR Search for deadlocks in ACSR model 10ms T1 T2 10ms T3 processor Scheduling_protocol => EDF State space exploration 7
8 Modeling basics: events and actions Process: a modeling unit Steps of a process (Logically) instantaneous events Timed actions Events are used for communication Inputs, outputs, and internal: a? b! τ Actions require resource access Take one or more units of time Modeling basics: processes Sequential execution P 1 performs an event and becomes P 1 ; P 1 performs an action and becomes P 1 Choice of steps P 2 can input an event or idle go? P 1 P 1 {compute} go? P 2 P 2 {compute} 8
9 Modeling basics: time progress Timing model Time is global All concurrent processes need to pass time together Passing time is an explicit choice P 1 cannot pass time, but P 2 can go? go? P 1 P 1 {compute} P 2 P 2 {compute} Timeouts and interrupts Execution can be abandoned by time progress or external events go? t max P t P 2 P 2 {compute} stop? P i 9
10 Task skeleton A preemptable task T with execution time [c min,c max ] Task skeleton A non-preemptable task T with execution time [c min,c max ] 10
11 Task activation An activator process invokes the task and keeps track of deadlines Periodic activation with period p and deadline = period Aperiodic activation by the completion of task T with deadline d Parallel composition Event synchronization go! P 1 P 1 go? P 2 P 2 τ P 1 P 2 P 1 P 2 Time synchronization {cpu} P 1 P 1 {bus} P 2 P 2 {cpu,bus} P 1 P 2 P 1 P 2 11
12 Resource conflicts Resources are used exclusively {cpu} P 1 P 1 Alternatives must be provided {cpu} P 1 P 1 X {cpu} P 2 P 2 {bus} P 2 P 2 {cpu,bus} P 1 P 2 {bus} P 1 P 2 {cpu} P 1 P 2 P 1 P 2 {cpu} P 2 Priorities and preemption Access to resources in action steps and to event channels is controlled by priorities: {(r 1,p 1 ),(r 2,p 2 )} (e?,p) Preemption relation on events and actions - {(cpu,1),(bus,2)} - {(cpu,2)} {(cpu,1),(bus,2)} - (τ,1) {(cpu,1)} P 1 P 1 {(cpu,2)} P 2 P 2 {(cpu,2)} P 1 P 2 P 1 P 2 12
13 Scheduling with priorities Priorities in a task reflect scheduling policy Static or dynamic priorities A task with EDF priorities: Enforcing progress: resource closure Resource-constrained progress Processes should not wait unnecessarily In a closed system, processes have exclusive use of system resources {(cpu,1)} {(cpu,2)} [ P 1 P 1 P 2 P 2 ]{cpu} {(cpu,2)} [ P 1 P 2 P 1 P 2 ]{cpu} {(cpu,0)} 13
14 Schedulability analysis Detect two kinds of problems: Resource conflicts Timing violations Schedulable systems are deadlock-free Analysis method: Deadlock detection Efficient methods for state-space exploration exist Execution trace to a deadlocked state is produced Translation of AADL into ACSR For each thread generate skeleton thread states resources and dependencies (thread connections) populate skeleton timing: period, deadlines (thread properties) events to raise (out event connections) generate activator (dispatch policy property) For each processor generate priorities for mapped threads scheduling policy (processor property) 14
15 Summary AADL models hardware/software architectures for embedded systems Formal modeling based on ACSR allows schedulability analysis of different task models and scheduling approaches Complicated precedence constraints Static and dynamic priorities, priority inheritance, etc. End-to-end timing constraints 15
Architecture Modeling and Analysis for Embedded Systems
Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008 Overview Background Architecture description languages Embedded
More informationThe Montana Toolset: OSATE Plugins for Analysis and Code Generation
Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005
More informationSchedulability Analysis of AADL models
Department of Computer & Information Science Departmental Papers (CIS) University of Pennsylvania Year 2006 Schedulability Analysis of AADL models Oleg Sokolsky Insup Lee Duncan Clark University of Pennsylvania,
More informationProcess-Algebraic Interpretation of AADL Models
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 6-8-2009 Process-Algebraic Interpretation of AADL Models Oleg Sokolsky University of Pennsylvania,
More informationResource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems
Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of
More informationAnalysis of AADL Models Using Real-Time Calculus With Applications to Wireless Architectures
University of Pennsylvania ScholarlyCommons Technical Reports (CIS) Department of Computer & Information Science July 2008 Analysis of AADL Models Using Real-Time Calculus With Applications to Wireless
More informationExam Review TexPoint fonts used in EMF.
Exam Review Generics Definitions: hard & soft real-time Task/message classification based on criticality and invocation behavior Why special performance measures for RTES? What s deadline and where is
More informationAADL : about code generation
AADL : about code generation AADL objectives AADL requirements document (SAE ARD 5296) Analysis and Generation of systems Generation can encompasses many dimensions 1. Generation of skeletons from AADL
More informationExecutable AADL. Real Time Simulation of AADL Models. Pierre Dissaux 1, Olivier Marc 2.
Executable AADL Real Time Simulation of AADL Models Pierre Dissaux 1, Olivier Marc 2 1 Ellidiss Technologies, Brest, France. 2 Virtualys, Brest, France. pierre.dissaux@ellidiss.com olivier.marc@virtualys.com
More informationArchitecture Description Languages. Peter H. Feiler 1, Bruce Lewis 2, Steve Vestal 3 and Ed Colbert 4
Architecture Description Languages An Overview of the SAE Architecture Analysis & Design Language (AADL) Standard: A Basis for Model-Based Architecture-Driven Embedded Systems Engineering Peter H. Feiler
More informationAn Information Model for High-Integrity Real Time Systems
An Information Model for High-Integrity Real Time Systems Alek Radjenovic, Richard Paige, Philippa Conmy, Malcolm Wallace, and John McDermid High-Integrity Systems Group, Department of Computer Science,
More informationInvestigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models
Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University
More informationTranslating AADL into BIP Application to the Verification of Real time Systems
Toulouse, France (in conjunction with MODELS 2008) 1st International Workshop on Model Based Architecting and Construction of Embedded Systems (ACESMB 2008) Translating AADL into BIP Application to the
More informationScheduling Algorithm and Analysis
Scheduling Algorithm and Analysis Model and Cyclic Scheduling (Module 27) Yann-Hang Lee Arizona State University yhlee@asu.edu (480) 727-7507 Summer 2014 Task Scheduling Schedule: to determine which task
More informationAADL Simulation and Performance Analysis in SystemC
Fourth IEEE International workshop UML and AADL 2nd June 2009 Potsdam, Germany Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University of Cantabria, Santander, Spain. This work
More informationProcess Algebraic Approach to the Schedulability Analysis and Workload Abstraction of Hierarchical Real-Time Systems
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 7-2017 Process Algebraic Approach to the Schedulability Analysis and Workload Abstraction
More informationA FAMILY OF RESOURCE-BOUND REAL- TIME PROCESS ALGEBRAS
A FAMILY OF RESOURCE-BOUND REAL- TIME PROCESS ALGEBRAS Insup Lee University of Pennsylvania, Philadelphia, PA (lee@cis.upenn.edu) Jin-Young Choi Korea University, Seoul, Korea (choi@formal.korea.ac.kr)
More informationEECS 571 Principles of Real-Time Embedded Systems. Lecture Note #10: More on Scheduling and Introduction of Real-Time OS
EECS 571 Principles of Real-Time Embedded Systems Lecture Note #10: More on Scheduling and Introduction of Real-Time OS Kang G. Shin EECS Department University of Michigan Mode Changes Changes in mission
More informationOPERATING SYSTEM CONCEPTS UNDERSTAND!!! IMPLEMENT!!! ANALYZE!!!
OPERATING SYSTEM CONCEPTS UNDERSTAND!!! IMPLEMENT!!! Processor Management Memory Management IO Management File Management Multiprogramming Protection and Security Network Management UNDERSTAND!!! IMPLEMENT!!!
More informationPattern-Based Analysis of an Embedded Real-Time System Architecture
Pattern-Based Analysis of an Embedded Real-Time System Architecture Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 Outline Introduction to SAE AADL Standard The case study Towards
More informationComputer Systems Assignment 4: Scheduling and I/O
Autumn Term 018 Distributed Computing Computer Systems Assignment : Scheduling and I/O Assigned on: October 19, 018 1 Scheduling The following table describes tasks to be scheduled. The table contains
More informationReal-time operating systems and scheduling
Real-time operating systems and scheduling Problem 21 Consider a real-time operating system (OS) that has a built-in preemptive scheduler. Each task has a unique priority and the lower the priority id,
More informationMultimedia Systems 2011/2012
Multimedia Systems 2011/2012 System Architecture Prof. Dr. Paul Müller University of Kaiserslautern Department of Computer Science Integrated Communication Systems ICSY http://www.icsy.de Sitemap 2 Hardware
More informationOPERATING SYSTEMS CS3502 Spring Processor Scheduling. Chapter 5
OPERATING SYSTEMS CS3502 Spring 2018 Processor Scheduling Chapter 5 Goals of Processor Scheduling Scheduling is the sharing of the CPU among the processes in the ready queue The critical activities are:
More informationImpact of Runtime Architectures on Control System Stability
Impact of Runtime Architectures on Control System Stability P. Feiler, J. Hansson Software Engineering Institute, Pittsburgh, PA Abstract: Control systems are sensitive to the endto-end latency and age
More informationA Multi-Modal Composability Framework for Cyber-Physical Systems
S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical
More information(b) External fragmentation can happen in a virtual memory paging system.
Alexandria University Faculty of Engineering Electrical Engineering - Communications Spring 2015 Final Exam CS333: Operating Systems Wednesday, June 17, 2015 Allowed Time: 3 Hours Maximum: 75 points Note:
More informationModel Based System Development Using the Architecture Analysis and Design Language
Model Based System Development Using the Architecture Analysis and Design Language An International Industry Standard for Embedded & Real-Time Systems USC-CSE Executive Workshop on Model-Driven Architecture
More informationMultiprocessor and Real-Time Scheduling. Chapter 10
Multiprocessor and Real-Time Scheduling Chapter 10 1 Roadmap Multiprocessor Scheduling Real-Time Scheduling Linux Scheduling Unix SVR4 Scheduling Windows Scheduling Classifications of Multiprocessor Systems
More informationAADL to build DRE systems, experiments with Ocarina. Jérôme Hugues, ENST
AADL to build DRE systems, experiments with Ocarina Jérôme Hugues, ENST ENST Research topic: Methods for DRE Building a DRE is still a complex issue: RT-CORBA, DDS are only partial solutions Still difficult
More informationFlow Latency Analysis with the Architecture Analysis and Design Language (AADL)
Flow Latency Analysis with the Architecture Analysis and Design Language (AADL) Peter Feiler Jőrgen Hansson December 2007 TECHNICAL NOTE CMU/SEI-2007-TN-010 Performance-Critical Systems Initiative Unlimited
More informationRTC: Language Support for Real-Time Concurrency
RTC: Language Support for Real-Time Concurrency Insup Lee, Susan Davidson, and Victor Wolfe 1 Introduction The RTC (Real-Time Concurrency) programming concepts and language constructs for expressing timing
More information2. Introduction to Software for Embedded Systems
2. Introduction to Software for Embedded Systems Lothar Thiele ETH Zurich, Switzerland 2-1 Contents of Lectures (Lothar Thiele) 1. Introduction to Embedded System Design 2. Software for Embedded Systems
More informationMicrokernel/OS and Real-Time Scheduling
Chapter 12 Microkernel/OS and Real-Time Scheduling Hongwei Zhang http://www.cs.wayne.edu/~hzhang/ Ack.: this lecture is prepared in part based on slides of Lee, Sangiovanni-Vincentelli, Seshia. Outline
More informationProcess Description and Control
Process Description and Control B.Ramamurthy 1/28/02 B.Ramamurthy 1 Introduction The fundamental task of any operating system is process management. OS must allocate resources to processes, enable sharing
More informationCPU Scheduling. CSE 2431: Introduction to Operating Systems Reading: Chapter 6, [OSC] (except Sections )
CPU Scheduling CSE 2431: Introduction to Operating Systems Reading: Chapter 6, [OSC] (except Sections 6.7.2 6.8) 1 Contents Why Scheduling? Basic Concepts of Scheduling Scheduling Criteria A Basic Scheduling
More informationModelling of PnP Weapon Systems with AADL Protocol Behaviour
Modelling of PnP Weapon Systems with AADL Protocol Behaviour A. Windisch and H. Schlatt EADS, Systems Engineering 81663 Munich, Germany Contents Introduction Notational Issues and Modelling Approach The
More informationAADL v2.1 errata AADL meeting Sept 2014
AADL v2.1 errata AADL meeting Sept 2014 Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213 V2.1 Errata Additional applies to allowances Inconsistency in reference/applies to
More informationPresentation of the AADL: Architecture Analysis and Design Language
Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool
More informationProgramming Languages for Real-Time Systems. LS 12, TU Dortmund
Programming Languages for Real-Time Systems Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 20 June 2016 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 41 References Slides are based on Prof. Wang Yi, Prof.
More informationFrom the Prototype to the Final Embedded System Using the Ocarina AADL Tool Suite
From the Prototype to the Final Embedded System Using the Ocarina AADL Tool Suite JEROME HUGUES GET-Télécom Paris LTCI-UMR 5141 CNRS and BECHIR ZALILA GET-Télécom Paris LTCI-UMR 5141 CNRS and LAURENT PAUTET
More informationRAMSES. Refinement of AADL Models for the Synthesis of Embedded Systems. Etienne Borde
Refinement of AADL Models for the Synthesis of Embedded Systems Etienne Borde etienne.borde@telecom-paristech.fr AADL: Architecture Analysis and Design Language We use AADL to model SCES architectures:
More informationSSC - Concurrency and Multi-threading Advanced topics about liveness
SSC - Concurrency and Multi-threading Advanced topics about liveness Shan He School for Computational Science University of Birmingham Module 06-19321: SSC Outline Outline of Topics Review what we learned
More informationEditor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.
TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,
More informationAn Efficient Modeling and Execution Framework for Complex Systems Development
An Efficient Modeling and Execution Framework for Complex Systems Development Isabelle Perseil, Laurent Pautet, Jean-François Rolland, Mamoun Filali, Didier Delanote, Stefan Van Baelen, Wouter Joosen,
More informationSAE AADL Error Model Annex: Discussion Items
SAE AADL Error Model Annex: Discussion Items Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213 Peter Feiler phf@sei.cmu.edu April 2012 Sponsored by the U.S. Department of Defense
More informationCOTRE as an AADL profile
COTRE as an AADL profile Pierre GAUFILLET & Patrick FARAIL AIRBUS FRANCE pierre.gaufillet@airbus.com / patrick.farail@airbus.com Tel. : +33 (0)5.61.18.84.85 / +33 (0)5.61.93.66.28 COTRE overview 1/2 Funded
More information1.1 Explain the difference between fast computing and real-time computing.
i 1.1 Explain the difference between fast computing and real-time computing. 1.2 What are the main limitations of the current real-time kernels for the development of critical control applications? 1.3
More informationAADL Subsets Annex Update
AADL Subsets Annex Update V. Gaudel, P. Dissaux, A. Plantec, F. Singhoff, J. Hugues*, J. Legrand University of Brest/UBO, Lab-Sticc, France Ellidiss Technologies, France *Institut Supérieur de l Aéronautique
More informationPresentation of the AADL: Architecture Analysis and Design Language
Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool
More informationTIMES A Tool for Modelling and Implementation of Embedded Systems
TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.
More informationReference Model and Scheduling Policies for Real-Time Systems
ESG Seminar p.1/42 Reference Model and Scheduling Policies for Real-Time Systems Mayank Agarwal and Ankit Mathur Dept. of Computer Science and Engineering, Indian Institute of Technology Delhi ESG Seminar
More informationPrecedence Graphs Revisited (Again)
Precedence Graphs Revisited (Again) [i,i+6) [i+6,i+12) T 2 [i,i+6) [i+6,i+12) T 3 [i,i+2) [i+2,i+4) [i+4,i+6) [i+6,i+8) T 4 [i,i+1) [i+1,i+2) [i+2,i+3) [i+3,i+4) [i+4,i+5) [i+5,i+6) [i+6,i+7) T 5 [i,i+1)
More informationEmbedded Software Programming
Embedded Software Programming Computer Science & Engineering Department Arizona State University Tempe, AZ 85287 Dr. Yann-Hang Lee yhlee@asu.edu (480) 727-7507 Event and Time-Driven Threads taskspawn (name,
More informationMultiprocessor and Real- Time Scheduling. Chapter 10
Multiprocessor and Real- Time Scheduling Chapter 10 Classifications of Multiprocessor Loosely coupled multiprocessor each processor has its own memory and I/O channels Functionally specialized processors
More informationCS4514 Real Time Scheduling
CS4514 Real Time Scheduling Jose M. Garrido Fall 2015 Department of Computer Science 1 Periodic Tasks Typical real-time application has many tasks that need to be executed periodically Reading sensor data
More informationMODELING OF MULTIPROCESSOR HARDWARE PLATFORMS FOR SCHEDULING ANALYSIS
1 MODELING OF MULTIPROCESSOR HARDWARE PLATFORMS FOR SCHEDULING ANALYSIS Stéphane Rubini, Christian Fotsing, Frank Singhoff, Hai Nam Tran Lab-STICC, University of Western Britany (UBO) Contact: Stephane.Rubini@univ-brest.fr
More informationAperiodic Task Scheduling
Aperiodic Task Scheduling Radek Pelánek Preemptive Scheduling: The Problem 1 processor arbitrary arrival times of tasks preemption performance measure: maximum lateness no resources, no precedence constraints
More informationIntroduction to Real-time Systems. Advanced Operating Systems (M) Lecture 2
Introduction to Real-time Systems Advanced Operating Systems (M) Lecture 2 Introduction to Real-time Systems Real-time systems deliver services while meeting some timing constraints Not necessarily fast,
More informationLecture 9: Real-Time Software Design Issues
Lecture 9: Real-Time Software Design Issues 1 System engineering Characteristics of software-intensive systems Requirements vs. design Modularization: cohesion and coupling Development hints: timing, data,
More informationA Framework for Real-Time Utilities for Ada 2005
A Framework for Real-Time Utilities for Ada 2005 A.J. Wellings and A. Burns Department of Computer Science University of York, UK {andy,burns}@cs.york.ac.uk Abstract Modernlarge real-time systems are becoming
More informationFrom MDD back to basic: Building DRE systems
From MDD back to basic: Building DRE systems, ENST MDx in software engineering Models are everywhere in engineering, and now in software engineering MD[A, D, E] aims at easing the construction of systems
More informationA Boolean Expression. Reachability Analysis or Bisimulation. Equation Solver. Boolean. equations.
A Framework for Embedded Real-time System Design? Jin-Young Choi 1, Hee-Hwan Kwak 2, and Insup Lee 2 1 Department of Computer Science and Engineering, Korea Univerity choi@formal.korea.ac.kr 2 Department
More informationEmbedded Systems Programming
Embedded Systems Programming Overrun Management (Module 23) Yann-Hang Lee Arizona State University yhlee@asu.edu (480) 727-7507 Summer 2014 Imprecise computation Overrun Management trades off precision
More informationLecture 3. Introduction to Real-Time kernels. Real-Time Systems
Real-Time Systems Lecture 3 Introduction to Real-Time kernels Task States Generic architecture of Real-Time kernels Typical structures and functions of Real-Time kernels Last lecture (2) Computational
More informationStateful Real-Time Communication Schedules
Rishi Bhat bhatr@seas.upenn.edu Chris Walstad cwalstad@seas.upenn.edu Advisor: Insup Lee lee@cis.upenn.edu Stateful Real-Time Communication Schedules Abstract The typical approach to guaranteed message
More informationCSE 153 Design of Operating Systems
CSE 153 Design of Operating Systems Winter 2018 Midterm Review Midterm in class on Monday Covers material through scheduling and deadlock Based upon lecture material and modules of the book indicated on
More informationOutline of the talk. The egg and the hen Or, Which comes first: the problem or the solution? Challenges (2/6) Challenges (1/6) Recall of basics
The egg and the hen Or, Which comes first: the problem or the solution? Tullio Vardanega 2001-2002 Outline of the talk Challenges of embedded real-time systems Design for verifiability Problem modelling,
More informationOverhead-Aware Compositional Analysis of Real-Time Systems
Overhead-Aware Compositional Analysis of Real-Time Systems Linh T.X. Phan Meng Xu Jaewoo Lee Insup Lee Oleg Sokolsky Department of Computer and Information Sciences, University of Pennsylvania Email: {linhphan,mengxu,jaewoo,lee,sokolsky}@cis.upenn.edu
More informationOverhead-Aware Compositional Analysis of Real- Time Systems
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 4-203 Overhead-Aware Compositional Analysis of Real- Time Systems Linh T.X. Phan University
More informationState Machine Diagrams
State Machine Diagrams Introduction A state machine diagram, models the dynamic aspects of the system by showing the flow of control from state to state for a particular class. 2 Introduction Whereas an
More informationWorkshop 1: Specification for SystemC-AADL interoperability
Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations
More informationEfficient Embedded Runtime Systems through Port Communication Optimization
13th IEEE International Conference on Engineering of Complex Computer Sstems Efficient Embedded Runtime Sstems through Port Communication Optimization Peter H. Feiler Software Engineering Institute, Carnegie
More informationSyllabi of the Comprehensive Examination in Computer Science
Syllabi of the Comprehensive Examination in Computer Science The material of the comprehensive examination is drawn mostly from the undergraduate curriculum at Kuwait University and is updated to reflect
More informationAADL performance analysis with Cheddar : a review
AADL performance analysis with Cheddar : a review P. Dissaux*, J. Legrand*, A. Plantec+, F. Singhoff+ *Ellidiss Technologies, France +University of Brest/UBO, LISyC, France Talk overview 1. Cheddar project
More informationCSI3131 Final Exam Review
CSI3131 Final Exam Review Final Exam: When: April 24, 2015 2:00 PM Where: SMD 425 File Systems I/O Hard Drive Virtual Memory Swap Memory Storage and I/O Introduction CSI3131 Topics Process Computing Systems
More informationDevice-Functionality Progression
Chapter 12: I/O Systems I/O Hardware I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Incredible variety of I/O devices Common concepts Port
More informationChapter 12: I/O Systems. I/O Hardware
Chapter 12: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations I/O Hardware Incredible variety of I/O devices Common concepts Port
More informationDealing with AADL end-to-end Flow Latency with UML Marte.
Dealing with AADL end-to-end Flow Latency with UML Marte. Su-Young Lee, Frédéric Mallet, Robert De Simone To cite this version: Su-Young Lee, Frédéric Mallet, Robert De Simone. Dealing with AADL end-to-end
More information7. Multimedia Operating System. Contents. 7.3 Resource Management. 7.4 Process Management. 7.2 Real Time Systems. 7.5 Prototype Systems. 7.
Contents 7. Overview 7.2 Real Time Systems 7.3 Resource Management Dimensions in Resource Design Reservation Strategies 7.4 Process Management Classification of Real-Time Scheduling Strategies Schedulability
More informationAutomatic Selection of Feasibility Tests With the Use of AADL Design Patterns
Automatic Selection of Feasibility Tests With the Use of AADL Design Patterns V. Gaudel, F. Singhoff, A. Plantec, S. Rubini P. Dissaux*, J. Legrand* University of Brest/UBO, LISyC, France *Ellidiss Technologies,
More informationUNIT 3
UNIT 3 Presentation Outline Sequence control with expressions Conditional Statements, Loops Exception Handling Subprogram definition and activation Simple and Recursive Subprogram Subprogram Environment
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Sanjit A. Seshia UC Berkeley EECS 9/9A Fall 0 008-0: E. A. Lee, A. L. Sangiovanni-Vincentelli, S. A. Seshia. All rights reserved. Chapter : Operating Systems, Microkernels,
More informationProcess Description and Control. Chapter 3
Process Description and Control Chapter 3 Major Requirements of an Operating System Interleave the execution of many processes to maximize processor utilization while providing reasonable response time
More informationAnalysis and Design Language (AADL) for Quantitative System Reliability and Availability Modeling
Application of the Architectural Analysis and Design Language (AADL) for Quantitative System Reliability and Availability Modeling Chris Vogl, Myron Hecht, and Alex Lam Presented to System and Software
More informationEmbedded Systems: OS. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
Embedded Systems: OS Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Standalone Applications Often no OS involved One large loop Microcontroller-based
More informationOn 17 June 2006, the editor provided the following list via an to the convener:
ISO/IEC JTC 1/SC 22/WG 9 N 471 List of AIs Approved per Resolution 50-8 James W. Moore, Convener 23 June 2006 Resolution 50-8 reads as follows: "Noting WG9's approval of the amendment to ISO/IEC 8652 and
More informationEmbedded Systems. 6. Real-Time Operating Systems
Embedded Systems 6. Real-Time Operating Systems Lothar Thiele 6-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
More informationSubject Name: OPERATING SYSTEMS. Subject Code: 10EC65. Prepared By: Kala H S and Remya R. Department: ECE. Date:
Subject Name: OPERATING SYSTEMS Subject Code: 10EC65 Prepared By: Kala H S and Remya R Department: ECE Date: Unit 7 SCHEDULING TOPICS TO BE COVERED Preliminaries Non-preemptive scheduling policies Preemptive
More informationAsynchronous Event Handling and Safety Critical Java
Asynchronous Event Handling and Safety Critical Java Andy Wellings* and Minseong Kim * Member of JSR 302 Structure Threads or event handling Why JSR 302 decided to use event handlers The JSR 302 concurrency
More informationA Capacity Sharing and Stealing Strategy for Open Real-time Systems
A Capacity Sharing and Stealing Strategy for Open Real-time Systems Luís Nogueira, Luís Miguel Pinho CISTER Research Centre School of Engineering of the Polytechnic Institute of Porto (ISEP/IPP) Rua Dr.
More informationFormal Modeling and Analysis of Stream Processing Systems
Formal Modeling and Analysis of Stream Processing Systems Linh T.X. Phan March 2009 Computer and Information Science University of Pennsylvania 1 High performance Highly optimized requirements systems
More informationA Modeling Framework for Schedulability Analysis of Distributed Avionics Systems. Pujie Han MARS/VPT Thessaloniki, 20 April 2018
A Modeling Framework for Schedulability Analysis of Distributed Avionics Systems Pujie Han MARS/VPT Thessaloniki, 20 April 2018 Index Background Approach Modeling Case study Index Background Approach Modeling
More informationReal-Time Component Software. slide credits: H. Kopetz, P. Puschner
Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Application Software
More informationImplementing Scheduling Algorithms. Real-Time and Embedded Systems (M) Lecture 9
Implementing Scheduling Algorithms Real-Time and Embedded Systems (M) Lecture 9 Lecture Outline Implementing real time systems Key concepts and constraints System architectures: Cyclic executive Microkernel
More informationMain Points of the Computer Organization and System Software Module
Main Points of the Computer Organization and System Software Module You can find below the topics we have covered during the COSS module. Reading the relevant parts of the textbooks is essential for a
More informationChapter 13: I/O Systems
COP 4610: Introduction to Operating Systems (Spring 2015) Chapter 13: I/O Systems Zhi Wang Florida State University Content I/O hardware Application I/O interface Kernel I/O subsystem I/O performance Objectives
More informationOverview of Scheduling a Mix of Periodic and Aperiodic Tasks
Overview of Scheduling a Mix of Periodic and Aperiodic Tasks Minsoo Ryu Department of Computer Science and Engineering 2 Naive approach Background scheduling Algorithms Under static priority policy (RM)
More informationPlug-in Development for the Open Source AADL Tool Environment Part 3: Generation & External Models
Plug-in Development for the Open Source AADL Tool Environment Part 3: Generation & External Models Peter Feiler / Aaron Greenhouse Software Engineering Institute (phf / aarong)@sei.cmu.edu 412-268- (7790
More informationProcess Management And Synchronization
Process Management And Synchronization In a single processor multiprogramming system the processor switches between the various jobs until to finish the execution of all jobs. These jobs will share the
More information