The Montana Toolset: OSATE Plugins for Analysis and Code Generation
|
|
- Bernard Hodge
- 6 years ago
- Views:
Transcription
1 Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005
2 Outline Goals Goals of the project Overview Overview of the Montana toolset Schedulability analysis Charon annex and code generation Where Where do we go from here? AADL Workshop 005
3 Goals of the project Tool Tool support for AADL Important for acceptance of the language Modeling Modeling and analysis technologies for real- time and hybrid systems Behavior in the architectural context developed over a number of years limited use because of unfamiliar formalisms AFOSR AFOSR STTR Fremont Associates AADL Workshop 005
4 Outline Goals Goals of the project Overview Overview of the Montana toolset Schedulability analysis Charon annex and code generation Where Where do we go from here? AADL Workshop 005
5 Formalism for Real-Time Systems ACSR: ACSR: Algebra of Communicating Shared Resources Resource-sensitive sensitive specification Timing constraints Analysis Analysis of timing properties Schedulability analysis of arbitrary task models Multiple processors and resources, task dependencies, etc. Analysis Analysis of safety properties AADL Workshop 005
6 VERSA Implements ACSR semantics State-space exploration, deadlock detection, Diagnostics: failing scenarios AADL Workshop 005
7 ACSR Modeling Principles Threads Threads are modeled as state machines Operators for timeout, preemption Timed and instantaneous steps Timed steps access resources Concurrency model Exclusive resource access Hand-shake synchronization {bus} { } success! AADL Workshop 005
8 Timing and resource analysis Resource Resource conflict as deadlock { bus } A 1 A { cpu } { cpu } 1 { cpu } { cpu } B B { bus } {bus,cpu} {bus,cpu} A1 A1 B1 B Allows Allows us to encode task models, scheduling policies, inter-task task dependencies, etc. AADL Workshop 005
9 Translating AADL to ACSR Threads Threads are modeled as ACSR processes Based on thread semantic automaton Processors and access connections are modeled as resources Event Event and data connections are modeled as communication channels AADL Workshop 005
10 Example: Cruise Control Standard Standard example (from OSATE release) + auxiliary processes for bookkeeping AADL Workshop 005
11 Example: Cruise Control Processor and connection bindings => resources Scheduling protocol determines priorities Periodic processes have activators Scheduling_Protocol => EDF Dispatch_Protocol => periodic AADL Workshop 005
12 VERSA Plugin for OSATE AADL Workshop 005
13 VERSA Plugin: : Current Status AADL AADL to ACSR translation is defined for most of AADL: Periodic, aperiodic,, and sporadic threads, event and data event connections, server subroutines, mode switches, Implementation supports a subset of AADL: Periodic threads RMS or EDF schedulers AADL Workshop 005
14 Outline Goals Goals of the project Overview Overview of the Montana toolset Schedulability analysis Charon annex and code generation Where Where do we go from here? AADL Workshop 005
15 Hybrid Automata Continuous dynamics: restricted DAE Differential equation x = -x Algebraic equation y = sin(x) Invariant x >= -10 Discrete control: Finite State Machine State: dynamics x = 1, x = -1, x = x,, x = -x,, Transition: switching of dynamics x = 1 (x > 10) > > x = -1 AADL Workshop 005
16 Syntax: Modes and Agents t=10 local t, rate {t = 1} global level, infusion { level [,10] } Compute e dx x de t:=0 de level [4,8] dx level [,10] Emergency level infusion global level global infusion {level = f(infusion)} Maintain {t<10} dx de Normal Agent Controller Agent Tank Modes describe sequential behavior Agents describe concurrency AADL Workshop 005
17 Charon toolset Modeling/type checking Reachability analysis Simulation Code Code generation AADL Workshop 005
18 Case Study: Architectural Model Input touch sensors Output desired angles of each joint Components Brain: control four legs Four legs: control servo motors Instantiated from the same pattern AADL Workshop 005
19 Case Study: Behavioral Model Control objective v = c High-level control laws x& = v x stride / y & = kv L1 v j1 x y& = kv x& x = kv stride / L j y (x, y) Low-level control laws j 1 x = arctan( x / y) arccos( + y L 1 + L x 1 + y L ) j x = arccos( + y + L L L 1 1 L ) AADL Workshop 005
20 AADL Annex for Hybrid Systems GoalGoal Develop a comprehensive framework for formal specification of hybrid systems in both architectural and behavioral aspects Architectural specification: AADL Continuous behavior specification: HS formalism via AADL annex Integrate existing tools for model composition, analysis, simulation, and code generation in a unified environment AADL Workshop 005
21 AADL HS Annex: CHARON Thread components may have an annex for hybrid systems description written in CHARON. CHARON annex can reference port names declared in the AADL model to define continuous flow over them. Sub-modes declared in the annex library can be shared by different thread components. thread leg_control features joints: port group LegJointsIn; coords: port group PointsPos Out; end leg_control; thread implementation leg_control.charon annex Charon {** mode getup = leg_movexy( ); mode walk = leg_movephase( ); trans from getup.e to walk do { } **} end leg_control.charon; annex Charon {** mode leg_movexy( ) { } **} AADL Workshop 005
22 Example: Four-legged Robot - Control objective v = c - High-level control law x& = v x stride / y& = kv L v L1 j1 j (x, y) y x Process Thread Group y & = kv x& = kv x stride / Annex Charon Thread - Low-level control law x j = arctan( x/ y) arccos( j 1 x = arccos( + y + L1 L L 1 L + y L ) 1 + L x 1 L + y ) Annex Charon Thread AADL Workshop 005
23 CHARON Plugin: : Current Status Syntax Syntax and type check for the CHARON annex Eclipse-style style diagnostics in the AADL model Conversion to a CHARON model for simulation, analysis, and code generation Analysis tools have to be started manually AADL Workshop 005
24 Outline Goals Goals of the project Overview Overview of the Montana toolset Schedulability analysis Charon annex and code generation Where Where do we go from here? AADL Workshop 005
25 CHARON Plugin: : Future Work Refined Refined AADL annex definition Based on COTRE state machine annex? Tighter Tighter integration with analysis tools Automatic invocation AADL-level diagnostics Code Code generation based on target platform specification in the AADL model Period, scheduler, processor type, memory binding, etc. AADL Workshop 005
26 VERSA Plugin: : Future Work Complete the translation Interface Interface with a better state space exploration engine Better Better user interface Visual representation of failing scenarios Interactive simulation Replay of scenarios AADL Workshop 005
Schedulability Analysis of AADL Models
Schedulability Analysis of AADL Models Oleg Sokolsky Insup Lee University of Pennsylvania Duncan Clarke Fremont Associates Overview AADL modeling language Why is it useful and what it has Formal schedulability
More informationProcess-Algebraic Interpretation of AADL Models
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 6-8-2009 Process-Algebraic Interpretation of AADL Models Oleg Sokolsky University of Pennsylvania,
More informationResource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems
Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of
More informationSchedulability Analysis of AADL models
Department of Computer & Information Science Departmental Papers (CIS) University of Pennsylvania Year 2006 Schedulability Analysis of AADL models Oleg Sokolsky Insup Lee Duncan Clark University of Pennsylvania,
More informationArchitecture Modeling and Analysis for Embedded Systems
Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008 Overview Background Architecture description languages Embedded
More informationExecutable AADL. Real Time Simulation of AADL Models. Pierre Dissaux 1, Olivier Marc 2.
Executable AADL Real Time Simulation of AADL Models Pierre Dissaux 1, Olivier Marc 2 1 Ellidiss Technologies, Brest, France. 2 Virtualys, Brest, France. pierre.dissaux@ellidiss.com olivier.marc@virtualys.com
More informationAADL Simulation and Performance Analysis in SystemC
Fourth IEEE International workshop UML and AADL 2nd June 2009 Potsdam, Germany Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University of Cantabria, Santander, Spain. This work
More informationTranslating AADL into BIP Application to the Verification of Real time Systems
Toulouse, France (in conjunction with MODELS 2008) 1st International Workshop on Model Based Architecting and Construction of Embedded Systems (ACESMB 2008) Translating AADL into BIP Application to the
More informationA Boolean Expression. Reachability Analysis or Bisimulation. Equation Solver. Boolean. equations.
A Framework for Embedded Real-time System Design? Jin-Young Choi 1, Hee-Hwan Kwak 2, and Insup Lee 2 1 Department of Computer Science and Engineering, Korea Univerity choi@formal.korea.ac.kr 2 Department
More informationA Modal Specification Approach for Assuring the Safety of On-Demand Medical Cyber-Physical Systems
A Modal Specification Approach for Assuring the Safety of On-Demand Medical Cyber-Physical Systems Lu Feng PRECISE Center Department of Computer and Information Science University of Pennsylvania lufeng@cis.upenn.edu
More informationAADS+: AADL Simulation including the Behavioral Annex
AADS+: AADL Simulation including the Behavioral Annex Fifth IEEE International workshop UML and AADL 24th March 2010, Oxford, UK Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University
More informationDistributed Systems Programming (F21DS1) Formal Verification
Distributed Systems Programming (F21DS1) Formal Verification Andrew Ireland Department of Computer Science School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Overview Focus on
More informationInvestigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models
Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University
More informationCompositional Modeling and Refinement for Hierarchical Hybrid Systems
Compositional Modeling and Refinement for Hierarchical Hybrid Systems Rajeev Alur,RaduGrosu +, Insup Lee, and Oleg Sokolsky Department of Computer and Information Science, University of Pennsylvania +
More informationHierarchical Hybrid Modeling of Embedded Systems. Rajeev Alur. Systems Design Research Lab University of Pennsylvania
Hierarchical Hybrid Modeling of Embedded Systems Rajeev Alur Systems Design Research Lab University of Pennsylvania www.cis.upenn.edu/~alur/ EMSOFT, Tahoe City, October 2001 Programming Interacting Autonomous
More informationCOTRE as an AADL profile
COTRE as an AADL profile Pierre GAUFILLET & Patrick FARAIL AIRBUS FRANCE pierre.gaufillet@airbus.com / patrick.farail@airbus.com Tel. : +33 (0)5.61.18.84.85 / +33 (0)5.61.93.66.28 COTRE overview 1/2 Funded
More informationWorkshop 1: Specification for SystemC-AADL interoperability
Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations
More informationThe UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN
The UPPAAL Model Checker Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The aim of this presentation Introduce the basic concepts of model checking from a practical perspective Describe
More informationAADL : about code generation
AADL : about code generation AADL objectives AADL requirements document (SAE ARD 5296) Analysis and Generation of systems Generation can encompasses many dimensions 1. Generation of skeletons from AADL
More informationAADL Inspector Tutorial. ACVI Workshop, Valencia September 29th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.
AADL Inspector Tutorial ACVI Workshop, Valencia September 29th, 2014 Pierre Dissaux Ellidiss Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Ellidiss Software w w w. e l l i
More informationLecture 9: Reachability
Lecture 9: Reachability Outline of Lecture Reachability General Transition Systems Algorithms for Reachability Safety through Reachability Backward Reachability Algorithm Given hybrid automaton H : set
More informationFlight Systems are Cyber-Physical Systems
Flight Systems are Cyber-Physical Systems Dr. Christopher Landauer Software Systems Analysis Department The Aerospace Corporation Computer Science Division / Software Engineering Subdivision 08 November
More informationProcess Algebraic Approach to the Schedulability Analysis and Workload Abstraction of Hierarchical Real-Time Systems
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 7-2017 Process Algebraic Approach to the Schedulability Analysis and Workload Abstraction
More informationSimulation and Verification of Timed and Hybrid Systems
Simulation and Verification of Timed and Hybrid Systems Bert van Beek and Koos Rooda Systems Engineering Group Eindhoven University of Technology ISC 2007 Delft 11 June 2007 Bert van Beek and Koos Rooda
More informationArchitecture Description Languages. Peter H. Feiler 1, Bruce Lewis 2, Steve Vestal 3 and Ed Colbert 4
Architecture Description Languages An Overview of the SAE Architecture Analysis & Design Language (AADL) Standard: A Basis for Model-Based Architecture-Driven Embedded Systems Engineering Peter H. Feiler
More informationAn Implementation of the Behavior Annex in the AADL-toolset Osate2
2011 16th IEEE International Conference on Engineering of Complex Computer Systems An Implementation of the Behavior Annex in the AADL-toolset Osate2 Gilles Lasnier, Laurent Pautet Inst. TELECOM - TELECOM
More informationUML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2
UML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2 Jérôme Hugues Gilles Lasnier Laurent Pautet Lutz Wrage jerome.hugues@isae.fr gilles.lasnier@telecom-paristech.fr laurent.pautet@telecom-paristech.fr
More informationA Modeling Framework for Schedulability Analysis of Distributed Avionics Systems. Pujie Han MARS/VPT Thessaloniki, 20 April 2018
A Modeling Framework for Schedulability Analysis of Distributed Avionics Systems Pujie Han MARS/VPT Thessaloniki, 20 April 2018 Index Background Approach Modeling Case study Index Background Approach Modeling
More informationCOMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University
Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics
More informationOrccad, a Model Driven Architecture and Environment for Real-Time Control. Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon
1 Orccad, a Model Driven Architecture and Environment for Real-Time Control Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon 2 Orccad : status and motivations Model: Control design oriented
More informationAADL Subsets Annex Update
AADL Subsets Annex Update V. Gaudel, P. Dissaux, A. Plantec, F. Singhoff, J. Hugues*, J. Legrand University of Brest/UBO, Lab-Sticc, France Ellidiss Technologies, France *Institut Supérieur de l Aéronautique
More informationPresentation of the AADL: Architecture Analysis and Design Language
Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool
More informationEditor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.
TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,
More informationModeling, Verifying, and Generating Software for Distributed Cyber- Physical Systems using DMPL and AADL
Modeling, Verifying, and Generating Software for Distributed Cyber- Physical Systems using DMPL and AADL Sagar Chaki, Dionisio de Niz, Joseph Seibel Software Engineering Institute Carnegie Mellon University
More informationHeterogeneous Modeling: Hybrid Systems
Heterogeneous Modeling: Hybrid Systems Hybrid Models Automotive Powertrain Languages and Verification Problems Simulink and StateFlow CheckMate Charon Masaccio Motivation Hybrid Systems are becoming a
More informationIntroduction to AADL analysis and modeling with FACE Units of Conformance
Introduction to AADL analysis and modeling with FACE Units of Conformance AMRDEC Aviation Applied Technology Directorate Contract Number W911W6-17- D-0003 Delivery Order 3 This material is based upon work
More informationAnalysis of AADL Models Using Real-Time Calculus With Applications to Wireless Architectures
University of Pennsylvania ScholarlyCommons Technical Reports (CIS) Department of Computer & Information Science July 2008 Analysis of AADL Models Using Real-Time Calculus With Applications to Wireless
More informationAADL performance analysis with Cheddar : a review
AADL performance analysis with Cheddar : a review P. Dissaux*, J. Legrand*, A. Plantec+, F. Singhoff+ *Ellidiss Technologies, France +University of Brest/UBO, LISyC, France Talk overview 1. Cheddar project
More informationArchitecture Analysis and Design Language (AADL) Part 2
Architecture Analysis and Design Language (AADL) Part 2 1 Recap 2 Recap: My Car System 3 Today s topics Thread Process Connection Flow Latency analysis 4 Data Category The data category captures a data
More informationTIMES A Tool for Modelling and Implementation of Embedded Systems
TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.
More informationPresentation of the AADL: Architecture Analysis and Design Language
Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool
More informationThis project has received funding from the European Union s Horizon 2020 research and innovation programme under grant agreement No
This project has received funding from the European Union s Horizon 2020 research and innovation programme under grant agreement No 643921. TOOLS INTEGRATION UnCoVerCPS toolchain Goran Frehse, UGA Xavier
More informationXuandong Li. BACH: Path-oriented Reachability Checker of Linear Hybrid Automata
BACH: Path-oriented Reachability Checker of Linear Hybrid Automata Xuandong Li Department of Computer Science and Technology, Nanjing University, P.R.China Outline Preliminary Knowledge Path-oriented Reachability
More informationCIS 1.5 Course Objectives. a. Understand the concept of a program (i.e., a computer following a series of instructions)
By the end of this course, students should CIS 1.5 Course Objectives a. Understand the concept of a program (i.e., a computer following a series of instructions) b. Understand the concept of a variable
More informationAn Extensible Open Source AADL Tool Environment (OSATE)
An Extensible Open Source AADL Tool Environment (OSATE) Release 1.0 May 23, 2005 The SEI AADL Team Software Engineering Institute tools@aadl.info 1 Table of Content An Extensible Open Source AADL Tool
More informationModel-Driven Engineering Approach for Simulating Virtual Devices in the OSATE 2 Environment
Model-Driven Engineering Approach for Simulating Virtual Devices in the OSATE 2 Environment Fáber D. Giraldo and Mónica M. Villegas Abstract Simulating devices while developing software for embedded systems
More informationwant turn==me wait req2==0
Uppaal2k: Small Tutorial Λ 16 October 2002 1 Introduction This document is intended to be used by new comers to Uppaal and verification. Students or engineers with little background in formal methods should
More informationADeS presentation. a simulator for AADL v Amélie Schyn Romain Sezestre Jean-François Tilman
ADeS presentation a simulator for AADL v0.2.3 Amélie Schyn Romain Sezestre Jean-François Tilman 1 Agenda Objective of the simulation Presentation of the tool Demonstration To go further 2 Part I Objective
More information0. Overview of this standard Design entities and configurations... 5
Contents 0. Overview of this standard... 1 0.1 Intent and scope of this standard... 1 0.2 Structure and terminology of this standard... 1 0.2.1 Syntactic description... 2 0.2.2 Semantic description...
More informationHybrid System Modeling: Operational Semantics Issues
Hybrid System Modeling: Operational Semantics Issues Edward A. Lee Professor UC Berkeley OMG Technical Meeting Feb. 4, 2004 Anaheim, CA, USA Special thanks to Jie Liu, Xiaojun Liu, Steve Neuendorffer,
More informationModel Checking Revision: Model Checking for Infinite Systems Revision: Traffic Light Controller (TLC) Revision: 1.12
Model Checking mc Revision:.2 Model Checking for Infinite Systems mc 2 Revision:.2 check algorithmically temporal / sequential properties fixpoint algorithms with symbolic representations: systems are
More informationXEVE, an ESTEREL Verification Environment
XEVE, an ESTEREL Verification Environment Amar Bouali INRIA, B.P. 93, F-06902 Sophia-Antipolis cedex amar@sophia, inria, fr Abstract. We describe the verification methods and tools we are currently developing
More informationAutomatic Selection of Feasibility Tests With the Use of AADL Design Patterns
Automatic Selection of Feasibility Tests With the Use of AADL Design Patterns V. Gaudel, F. Singhoff, A. Plantec, S. Rubini P. Dissaux*, J. Legrand* University of Brest/UBO, LISyC, France *Ellidiss Technologies,
More informationarxiv: v1 [cs.se] 2 Mar 2015
Real-Time Model Checking Support for AADL B. Berthomieu b,c, J.-P. Bodeveix a,c, S. Dal Zilio b,c,, M. Filali a,c, D. Le Botlan b,c, G. Verdier a,c, F. Vernadat b,c a CNRS, IRIT, 118 route de Narbonne,
More informationCOURSE OUTCOMES OF M.Sc(IT)
COURSE OUTCOMES OF M.Sc(IT) Sr. No Subject Code Subject Name Sem-I CO Status Course Outcomes 1. A304101 PROGRAMMING USING C 2. A304102 FUNDAMENTALS OF COMPUTER & INFORMATION TECHNOLOGIES CO1 CO2 Understands
More informationUpdate on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior
October 19, 2010 BLESS Progress Report (1) Update on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior Brian Larson Multitude Corporation October 19, 2010 October
More informationA FAMILY OF RESOURCE-BOUND REAL- TIME PROCESS ALGEBRAS
A FAMILY OF RESOURCE-BOUND REAL- TIME PROCESS ALGEBRAS Insup Lee University of Pennsylvania, Philadelphia, PA (lee@cis.upenn.edu) Jin-Young Choi Korea University, Seoul, Korea (choi@formal.korea.ac.kr)
More informationUpdate on AADL Requirements Annex
Open-PEOPLE Open Power and Energy Optimization PLatform and Estimator Update on AADL Requirements Annex Dominique BLOUIN* *Lab-STICC, Université de Bretagne Sud, Lorient, FRANCE AADL Standards Meeting,
More informationAADL v2.1 errata AADL meeting Sept 2014
AADL v2.1 errata AADL meeting Sept 2014 Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213 V2.1 Errata Additional applies to allowances Inconsistency in reference/applies to
More informationEfficient Synthesis of Production Schedules by Optimization of Timed Automata
Efficient Synthesis of Production Schedules by Optimization of Timed Automata Inga Krause Institute of Automatic Control Engineering Technische Universität München inga.krause@mytum.de Joint Advanced Student
More informationInstitut Supérieur de l Aéronautique et de l Espace Constraints Annex Implementation Approach
Institut Supérieur de l Aéronautique et de l Espace Constraints Annex Implementation Approach Jérôme Hugues, ISAE/DMIA jerome.hugues@isae.fr Rethinking what we have already > Idea not new, tested in various
More informationThe AADL Behavioural annex 1
1 IRIT-CNRS ; Université de Toulouse, France Ellidis Software France-UK SEI CMU USA Wednesday March 24 th 2010 OXFORD UML-AADL 2010 Panel 1 This work was partly supported by the French AESE project Topcased
More informationHierarchical Modeling and Analysis of Embedded Systems
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 1-1-2003 Hierarchical Modeling and Analysis of Embedded Systems Rajeev Alur University
More informationThe following information is for reviewing the material since Exam 3:
Outcomes List for Math 121 Calculus I Fall 2010-2011 General Information: The purpose of this Outcomes List is to give you a concrete summary of the material you should know, and the skills you should
More informationProgramming Languages for Real-Time Systems. LS 12, TU Dortmund
Programming Languages for Real-Time Systems Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 20 June 2016 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 41 References Slides are based on Prof. Wang Yi, Prof.
More informationModel Editing & Processing Tools. AADL Committee, San Diego February 4th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.
Model Editing & Processing Tools AADL Committee, San Diego February 4th, 2015 Pierre Dissaux Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Software w w w. e l l i d i s s.
More informationModeling Hybrid Systems with Petri Nets
Modeling Hybrid Systems with Petri Nets Debjyoti Bera, Kees van Hee and Henk Nijmeijer Abstract The behavior of a hybrid system is a mixture of continuous behavior and discrete event behavior. The Simulink/Stateflow
More informationHow to Use the BLESS Plug-in to OSATE
How to Use the BLESS Plug-in to OSATE Brian R Larson Kansas State University brl@k-state.edu September 29, 2014 Architecture-Centric Virtual Integration Workshop MoDELS Conference Universitat Politecnica
More informationBy: Chaitanya Settaluri Devendra Kalia
By: Chaitanya Settaluri Devendra Kalia What is an embedded system? An embedded system Uses a controller to perform some function Is not perceived as a computer Software is used for features and flexibility
More informationA Model-Driven Approach to Embedded Control System Implementation
A Model-Driven Approach to Embedded Control System Implementation Jan F. Broenink, Marcel A. Groothuis, Peter M. Visser, Bojan Orlic Control Engineering, CTIT, Faculty EE-M-CS,, Enschede, Netherlands e-mail:
More informationRAMSES. Refinement of AADL Models for the Synthesis of Embedded Systems. Etienne Borde
Refinement of AADL Models for the Synthesis of Embedded Systems Etienne Borde etienne.borde@telecom-paristech.fr AADL: Architecture Analysis and Design Language We use AADL to model SCES architectures:
More informationVerifying Periodic Programs with Priority Inheritance Locks
Verifying Periodic Programs with Priority Inheritance Locks Sagar Chaki, Arie Gurfinkel, Ofer Strichman FMCAD, October, 03 Software Engineering Institute, CMU Technion, Israel Institute of Technology Copyright
More informationPetri Nets ee249 Fall 2000
Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow
More informationLecture 2. Decidability and Verification
Lecture 2. Decidability and Verification model temporal property Model Checker yes error-trace Advantages Automated formal verification, Effective debugging tool Moderate industrial success In-house groups:
More informationExam Review TexPoint fonts used in EMF.
Exam Review Generics Definitions: hard & soft real-time Task/message classification based on criticality and invocation behavior Why special performance measures for RTES? What s deadline and where is
More informationFormal Verification of AADL models with Fiacre and Tina
Formal Verification of AADL models with Fiacre and Tina B. Berthomieu, J.-P. Bodeveix, S. Dal Zilio, P. Dissaux, M. Filali, P. Gaufillet, S. Heim, F. Vernadat CNRS ; LAAS ; 7 avenue colonel Roche, F-31077
More information6.852 Lecture 17. Atomic objects Reading: Chapter 13 Next lecture: Atomic snapshot, read/write register
6.852 Lecture 17 Atomic objects Reading: Chapter 13 Next lecture: Atomic snapshot, read/write register Shared-memory model Single I/O automaton with locality restrictions doesn't exploit I/O automaton
More informationT Reactive Systems: Kripke Structures and Automata
Tik-79.186 Reactive Systems 1 T-79.186 Reactive Systems: Kripke Structures and Automata Spring 2005, Lecture 3 January 31, 2005 Tik-79.186 Reactive Systems 2 Properties of systems invariants: the system
More informationEmbedded software design with Polychrony
Embedded software design with Polychrony DATE 09 tutorial on Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools Jean-Pierre Talpin, RIA List of contributors
More informationConcurrency. State Models and Java Programs. Jeff Magee and Jeff Kramer. Concurrency: introduction 1. Magee/Kramer
Concurrency State Models and Java Programs Jeff Magee and Jeff Kramer Concurrency: introduction 1 What is a Concurrent Program? A sequential program has a single thread of control. A concurrent program
More informationSWE 760 Lecture 1: Introduction to Analysis & Design of Real-Time Embedded Systems
SWE 760 Lecture 1: Introduction to Analysis & Design of Real-Time Embedded Systems Hassan Gomaa References: H. Gomaa, Chapters 1, 2, 3 - Real-Time Software Design for Embedded Systems, Cambridge University
More informationRecognizing regular tree languages with static information
Recognizing regular tree languages with static information Alain Frisch (ENS Paris) PLAN-X 2004 p.1/22 Motivation Efficient compilation of patterns in XDuce/CDuce/... E.g.: type A = [ A* ] type B =
More informationA Deterministic Concurrent Language for Embedded Systems
SHIM:A A Deterministic Concurrent Language for Embedded Systems p. 1/28 A Deterministic Concurrent Language for Embedded Systems Stephen A. Edwards Columbia University Joint work with Olivier Tardieu SHIM:A
More informationCode Generation from Hybrid Systems Models for Distributed Embedded Systems
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science May 2005 Code Generation from Hybrid Systems Models for Distributed Embedded Systems Madhukar
More informationtempo2hsal: Converting Tempo Models into HybridSal Tool Description
tempo2hsal: Converting Tempo Models into HybridSal Tool Description Ashish Tiwari Bruno Dutertre Computer Science Laboratory SRI International Menlo Park CA 94025 USA Report submitted under Honeywell subcontract
More informationProc. XVIII Conf. Latinoamericana de Informatica, PANEL'92, pages , August Timed automata have been proposed in [1, 8] to model nite-s
Proc. XVIII Conf. Latinoamericana de Informatica, PANEL'92, pages 1243 1250, August 1992 1 Compiling Timed Algebras into Timed Automata Sergio Yovine VERIMAG Centre Equation, 2 Ave de Vignate, 38610 Gieres,
More information4/6/2011. Model Checking. Encoding test specifications. Model Checking. Encoding test specifications. Model Checking CS 4271
Mel Checking LTL Property System Mel Mel Checking CS 4271 Mel Checking OR Abhik Roychoudhury http://www.comp.nus.edu.sg/~abhik Yes No, with Counter-example trace 2 Recap: Mel Checking for mel-based testing
More informationImplementing Scheduling Algorithms. Real-Time and Embedded Systems (M) Lecture 9
Implementing Scheduling Algorithms Real-Time and Embedded Systems (M) Lecture 9 Lecture Outline Implementing real time systems Key concepts and constraints System architectures: Cyclic executive Microkernel
More informationA Multi-Modal Composability Framework for Cyber-Physical Systems
S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical
More informationOptimised Embedded Distributed Controller for Automated Lighting Systems
Optimised Embedded Distributed Controller for Automated Lighting Systems Alie El-Din Mady, Menouer Boubekeur and Gregory Provan Prof. Gregory Provan Cork Complex Systems Lab Computer Science Department,
More informationTiming Analysis of Parallel Software Using Abstract Execution
Timing Analysis of Parallel Software Using Abstract Execution Björn Lisper School of Innovation, Design, and Engineering Mälardalen University bjorn.lisper@mdh.se 2014-09-10 EACO Workshop 2014 Motivation
More informationSynchronous Specification
Translation Validation for Synchronous Specification in the Signal Compiler Van-Chan Ngo Jean-Pierre Talpin Thierry Gautier INRIA Rennes, France FORTE 2015 Construct a modular translation validationbased
More informationAn Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati
An Introduction to UPPAAL Purandar Bhaduri Dept. of CSE IIT Guwahati Email: pbhaduri@iitg.ernet.in OUTLINE Introduction Timed Automata UPPAAL Example: Train Gate Example: Task Scheduling Introduction UPPAAL:
More informationQuery Language for AADLv2, Jérôme Hugues, ISAE Serban Gheorghe, Edgewater
Query Language for AADLv2, Jérôme Hugues, ISAE Serban Gheorghe, Edgewater Outline 1. Discussion from previous meetings 2. Defining elements for a DSL, inputs from the meta model 3. Defining elements for
More informationModel Checking for Hybrid Systems
Model Checking for Hybrid Systems Bruce H. Krogh Carnegie Mellon University Hybrid Dynamic Systems Models Dynamic systems with both continuous & discrete state variables Continuous-State Systems differential
More informationComponent-based Construction of Heterogeneous Real-time Systems in BIP
Component-based Construction of Heterogeneous Real-time Systems in BIP Joseph Sifakis VERIMAG FETCH07 Villard-de-Lans, January 2007 Joseph Sifakis FETCH07 1 Key-issues: Component-based construction Develop
More informationFast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations
FZI Forschungszentrum Informatik at the University of Karlsruhe Fast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations Oliver Bringmann 1 RESEARCH ON YOUR BEHALF Outline
More informationConcurrent Models of Computation
Concurrent Models of Computation Edward A. Lee Robert S. Pepper Distinguished Professor, UC Berkeley EECS 219D Concurrent Models of Computation Fall 2011 Copyright 2009-2011, Edward A. Lee, All rights
More informationOverview of Timed Automata and UPPAAL
Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed
More informationTimo Latvala. January 28, 2004
Reactive Systems: Kripke Structures and Automata Timo Latvala January 28, 2004 Reactive Systems: Kripke Structures and Automata 3-1 Properties of systems invariants: the system never reaches a bad state
More information