Circuits Multi Projets
|
|
|
- Cecily Pierce
- 5 years ago
- Views:
Transcription
1 Circuits Multi Projets MPW Services Center for IC / MEMS Prototyping Grenoble France CMP annual users meeting, 4 Feb. 2016, PARIS
2 STMicroelectronics Standard Technology offers at CMP in 2016 Deep Sub Micron, SOI and SiGe Processes CMP annual users meeting, 4 Feb. 2016, PARIS
3 STMicroelectronics Technology offers at CMP: 160nm CMOS: BCD8SP 1994 at CMP 130nm CMOS: HCMOS9GP 130nm SiGe: BICMOS9MW 130nm SOI: H9SOI FEM 130nm HV CMOS: HCMOS9A Process Portfolio from ST 65nm CMOS: CMOS065LPGP 55nm SiGe: BICMOS055 28nm FDSOI: 28FDSOI NEW 2016 at CMP AMS 0.35µ 18k gates/mm 2 ST 0.25µ 35k gates/mm 2 ST 0.18µ 80k gates/mm 2 AMS 0.8µ AMS 0.6µ 3k gates/mm 2 1.2k gates/mm 2 ST 130nm 180k gates/mm 2 1/1000 x gate delay (from ns to ps). ST 90nm 400k gates/mm 2 ST 65nm 800k gates/mm 2 ST 55nm 970k gates/mm 2 ST 28nm 3M gates/mm 2 1/1000 x power consumption (from µw/mhz to pw/mhz) x density integration.
4 Deep Sub micro 160nm: BCD8SP 160nm BCD8SP: Bipolar CMOS DMOS Smart Power: 160nm Mixed Analog / Digital Bipolar CMOS DMOS 4LM. Gate length: 160nm (drawn). 4 Cu metal layers, Thick Power M4. Operating voltages: 1.8V 5V : Digital & Analog. 10V 42V: Power MOS. Analog + Digital + Power & HV on one chip. High Voltage to drive external loads. Analog block to interface «externalworld» to the digital systems. Digital Core for signal processing. Memories SPRAM/ DPRAM / ROM available free of charge on request. Lead time for memory generation: 1 to 2 weeks. 2 MPW runs organised in 2016: 14th March and 14th November. Starting Price: 2600 /mm² for 25 samples. Turnaround: 18 weeks. Current supported version of Design Kits : 2.0a. 1 Center received the design rules and design kits. Applications: Hard Disk Drivers, Power Combo, Motor Drivers, DC DC converter, Power Management.
5 Deep Sub micro 130nm: H9GP / B9 130nm HCMOS9GP CMOS and BiCMOS9MW SiGe: General Purpose: 130nm mixed A/D/RF CMOS SLP/6LM (triple Well) HCMOS9GP. BICMOS9MW technology is using 130nm HCMOS9GP as base process. Gate length: 130nm (drawn). 6 Cu Metal layers. SiGe C bipolar transistor (ft around 230GHz) in BiCMOS9MW. High performance and Medium voltage NPN bipolar transistor. Memories SPRAM/ DPRAM / ROM available free of charge on request. Lead time for memory generation: 1 to 2 weeks. 3 MPW runs organised in 2016: 22rd February, 13th June, 21st November. Starting Price: 2200 /mm² (H9GP) and 2900mm² (BiCMOS9PW) for 25 samples. Turnaround: 16 weeks. Current supporter version of the Design kits: 9.2 (RF option available) in HCMOS9GP. Current supporter version of the Desing kits: 2.7 in BiCMOS9MW. 255 Centers received the design rules and design kits. 33 circuits manufactured in 2015 (32 circuits in 2014). Applications: General purpose Analog/Digital/ RF applications and Millimeter Wave applications (frequencies up to 77GHz for automotive radars), WLAN, Optical communications.
6 Deep Sub micro 130nm: H9 SOI FEM 130nm H9 SOI FEM: Front End Module: 130nm mixed A/D/RF CMOS SLP/M4TC ( Thick Copper Metal Stack). Gate length: 130nm (drawn). 4 Cu metal layers. Power supply: 1.2 V. High Linearity MIM capacitor (2fF/mm 2 ). 5.0V NLDMOS & PLDMOS. RAMS : No available RAM/ROM. 200mm SOI wafers with high resistive (HR) substrate and Trap Rich SOI. 3 MPW runs organised in 2016 : 15th February, 4 July and 14th November. Starting Price: 2200 /mm² for 25 samples. Turnaround: 16 weeks. Current supported version of the design kits: Centers received the design rules and design kits. 3 circuits manufactured in 2015 (2 circuits in 2014). Applications: Radio receiver/transceiver, Cellular, Wifi, Automative keyless systems.
7 130nm mixed A/D/RF CMOS SLP/4LM (triple Well). Gate length: 130nm (drawn). 4 Cu metal layers, Thick M4. Low k inter level dielectric. Deep Sub micro 130nm: HCMOS9A 130nm HCMOS9A HV CMOS: Mixed Digital / Analog / Energy Management: Cross section view - Bipolar HV transistor Power Management. Operating voltages: 1V2 GO1, 4V8 for GO2, 20V for HV with DGO option. Single Gate Oxide option also qualified : No GO1 1V2 CMOS. Specific Devices: N&P 20V Drift MOS with 85A gate oxide, MIM 5fF capacitor. Memories SPRAM / ROM available free of charge on request. Lead time for memory generation: 1 to 2 weeks. 1 MPW run organised in 2016: 2sd November. Starting Price: 2200 /mm² for 25 samples. Turnaround: 11 weeks. Current supported version of the design kits: 9.9.8a. 16 Centers received the design rules and design kits. 2 circuits manufactured in 2015 (2 circuits in 2014). Applications: Implantable devices, Robots/drones, Energy harvesting applications, Sensors wireless, Connected devices/internet of thing(cell phones), Autonomous systems.
8 Deep Sub micro 65nm: CMOS65LPGP 65nm CMOS65LPGP CMOS: Low Power General Purpose: 65nm mixed A/D/RF CMOS SLP/7LM (triple Well). Gate length: 65nm (drawn). 7 Cu metal layers. Low k inter level dielectric (k=2,9). Power supply: 2.5V, 1.8V, 1.2V, 1V. Multiple Vt transistor offering. A 55 million transistor many-core chip Courtesey of B.BAAS et al, University of California, Davis High Density of integration: 800kgates/mm². Memories SPRAM/ DPRAM / ROM available free of charge on request. Lead time for memory generation: 1 to 2 weeks. 3 MPW runs organised in 2016: 7th March, 20th June and 17th October. Starting Price: 6000 /mm² for 25 samples. Turnaround: 16 weeks. Current supported version of the design kits: (RF option available). 377 Centers received the design rules and design kits. 68 circuits manufactured in 2015 (43 circuits in 2014). Applications: General purpose, Analog/RF capabilities.
9 55nm BiCMOS055 SiGe: Low Power: 55nm mixed A/D/RF CMOS SLP/8LM (triple Well). Gate length: 55nm (drawn). 8 Cu metal layers. Power supply: 1.2V and 2.5V for core. 1.8V, 2.5V and 3.3V for IOs. Bipolar SiGe C NPN transistors: High Speed NPN. Medium Voltage NPN. High Voltage NPN. Millimiter wave inductor. 2.5V Drift NMOS and PMOS. RAMS : No RAM/ROM available. Deep Sub micro 55nm: BiCMOS055 NEW 3 MPW runs organised in 2016: 22th February, 18th July and 2sd November. Starting Price: 7500 /mm² for 25 samples. 4mm² block price: 24k for 25 samples. Turnaround: 16 weeks. Current supported version of the design kits : 2.0a 19 Centers received the design rules and design kits. Applications: Optical, Wireless and High Performance Analog 9 Applications.
10 28nm FDSOI: Fully depleted Silicon On Insulator: Deep Sub micro 28nm: FDSOI28 28nm mixed A/D/RF CMOS SLP/10LM (triple Well). Gate length: 28nm (drawn). 10 Cu metal layers (6 thin + 2 medium + 2 thick). Low leakage (High Density) SRAM using Low Power core oxide. IO supply voltage: 1,8 V using the IO oxide. Ultra low k inter level dielectric. RAMS : RAMS and ROM available. Lead time for memory generation: 1 to 2 weeks. Process options: MIM : Metal Insulator Metal capacitance. OTP (anti Fuse) : Capacitance + Drift MOS transistor. 3 MPW runs organised in 2016: 1st March, 9th May, 2sd November. Starting price: /mm² for 25 samples. 4mm² block price: 36k for 25 samples. Turnaround: 16 weeks. Current supported version of the design kits : 2.5.f. 214 Centers received the design rules and design kits. 61 circuits manufactured in 2015 (39 circuits in 2013/2014). Applications: Low power and high performance applications
11 STMicroelectronics Libraries Standard Cells libraries included in STMicroelectronics Design kits: CORE cells Libraries: CORE: General purpose core libraries. CORX: Complementary core libraries (complex gates). CLOCK: Buffer cells for clock tree synthesis. PR: Place and route filler cells. DP: Datapath leaf cells libraries. HD: High density core libraries. IO cells Libraries: 1.8V, 2.5V, 3.3V IO pads: 80µ, 65µ, 60µ, 50µ 40µ and 30µ IO pads : Digital and Analog. Staggered IO pads. Flip Chip pads. Level Shifters, and compensation cells. ESD.
12 STMicroelectronics IP blocks RAMS and ROM block available through STMicroelectronics generators: Technology SPREG SPRAM DPREG DPRAM ROM MPSRAM BCD8SP Yes Yes Yes HCMOS9GP Yes Yes Yes Yes BICMOS9MW Yes HCMOS9A Yes Yes CMOS65LP Yes Yes Yes Yes Yes CMOS65GP Yes Yes CMOS28FDSOI Yes Yes Yes Yes Yes Flow for a request of block (1 or 2 weeks): Send to CMP type, number of words and number of bits. Receive results of Cut explorer. Send names of selected cuts. Generation at STMicroelectronics, data preparation at CMP (reduced layouts). Delivery of blocks. Data include layout, models for simulation, files for P&R.
13 STMicroelectronics Design kits Supported CAD Tools by STMicroelectronics Design kits: IC Electrical Simulation Verification Parasitic extraction P&R CDB OA Spectre (CDS) Eldo (MGC) Hspice (SNPS) ADS (Keysight) Goldengate (Keysight) Calibre (MGC) PVS (CDS) StarRCXT (SNPS) Calibre (MGC) QRC (CDS) Encounter (CDS) ICC (SNPS) HCMOS9GP x x x x x x x x BiCMOS9 MW x x x x x x x x x x x x x HCMOS9A x x x x x x x H9SOI FEM x x x x x x x x x CMOS065 x x x x x x x x x x x x BiCMOS55 x x x x x x x x x x CMOS28FDSOI x x x x x x x x x x x
14 Submission process for CMP users Design transfer Wafers shipment Users Foundry Research Laboratories Education & Universities Companies, start up Data checking (DRC) Help for corrections (Report) Data preparation (Sealring/Tiling) Supports Report for corrections 2 to 3 weeks Transfer of validated designs 11 to 16 weeks Process 0,35 CMOS 130nm CMOS 90nm CMOS 65nm CMOS 55nm CMOS 28nm CMOS 28nm FDSOI Nbr. Of DRC RuleChecks
15 . Data preparation for CMP users The circuits must be sent at CMP by FTP : You must send your circuit without sealring and without tiling. You must run DRCs on the gds2 file before sending it. DRC must be clean except low densities outside exclusion area. DRC is free of fatal error Sealring generation Dummies generation Replacement of ST standard cells Verification of ST standard cells used Data checking + DRC Help for corrections (Report) Supports Addition of the sealring Addition of logos Addition of fondry cells Move to origin Verification of generated dummies Final DRC Verification of densities Report to the user if necessary Preparation of final database Shipment to ST
16 Thank you! CMP annual users meeting, 4 Feb. 2016, PARIS
CircuitsMulti-Projets
From layout to chips CircuitsMulti-Projets MPW Services Center for ICs, Photonics & MEMS Prototyping & Low Volume Production mycmp.fr Grenoble - France From layout to chips STMicroelectronics Standard
Circuits Multi-Projets
Circuits Multi-Projets 0.35µm, 0.18µm MPW services http://mycmp.fr Grenoble - France Available Processes Process Name Process Feature C35B4C3 0.35µm CMOS 3.3V / 5.0V C35B4C2 0.35µm CMOS 3.3V C35B4O1 C35B4OA
Circuits Multi-Projets
Circuits Multi-Projets Technology Processes & Runs in 2017 MPW Service Center for ICs, Photonics, & MEMS Prototyping & Low Volume Production http://mycmp.fr Grenoble - France Available Processes Process
TSBCD025 High Voltage 0.25 mm BCDMOS
TSBCD025 High Voltage 0.25 mm BCDMOS TSI Semiconductors' 0.25 mm process is a feature rich platform with best in class CMOS, LDMOS, and BiPolar devices. The BCD technology enables logic, Mixed-Signal,
BCD8sP Technology Overview
BCD8sP Technology Overview Sense & Power and Automotive Technology R&D Smart Power Technology January 2017 What is BCD? 2 A concept invented by ST in the mid-80s [1][2][3] widely used today in the industry
Technologies and Tools for µe design
Technologies and Tools for µe design What can CERN offer -PH-ESE Outline Technologies and Tools Status ASIC Testing infrastructure Packaging common needs 2 1 - ASIC Technologies CMOS 130 and 90 nm RF technologies,
Technology & Manufacturing. Kevin Ritchie Senior vice president, Technology & Manufacturing
Technology & Manufacturing Kevin Ritchie Senior vice president, Technology & Manufacturing 27 in review Manufacturing strategy continues to deliver financial results Accelerating analog leadership Increased
Moore s Law: Alive and Well. Mark Bohr Intel Senior Fellow
Moore s Law: Alive and Well Mark Bohr Intel Senior Fellow Intel Scaling Trend 10 10000 1 1000 Micron 0.1 100 nm 0.01 22 nm 14 nm 10 nm 10 0.001 1 1970 1980 1990 2000 2010 2020 2030 Intel Scaling Trend
Introduction to ICs and Transistor Fundamentals
Introduction to ICs and Transistor Fundamentals A Brief History 1958: First integrated circuit Flip-flop using two transistors Built by Jack Kilby at Texas Instruments 2003 Intel Pentium 4 mprocessor (55
Power IC 용 ESD 보호기술. 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea
Power IC 용 ESD 보호기술 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea yskoo@dankook.ac.kr 031-8005-3625 Outline Introduction Basic Concept of ESD Protection Circuit ESD Technology Issue
PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05
PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 Silvaco s What is a PDK? Which people build, use, and support PDKs? How do analog/mixed-signal/rf engineers use a PDK to design ICs? What is an analog/mixed-signal/rf
ECE 261: Full Custom VLSI Design
ECE 261: Full Custom VLSI Design Prof. James Morizio Dept. Electrical and Computer Engineering Hudson Hall Ph: 201-7759 E-mail: jmorizio@ee.duke.edu URL: http://www.ee.duke.edu/~jmorizio Course URL: http://www.ee.duke.edu/~jmorizio/ece261/261.html
CMP annual meeting, January 23 rd, 2014
J.P.Nozières, G.Prenat, B.Dieny and G.Di Pendina Spintec, UMR-8191, CEA-INAC/CNRS/UJF-Grenoble1/Grenoble-INP, Grenoble, France CMP annual meeting, January 23 rd, 2014 ReRAM V wr0 ~-0.9V V wr1 V ~0.9V@5ns
EM MICROELECTRONIC offers ALP018 for MPW service through CMP. ALP018 : Analog Low Power 180nm process, optimized for Analog and Low Voltage Designs
EM MICROELECTRONIC offers ALP018 for MPW service through CMP Christian Terrier ALP018 : Analog Low Power 180nm process, optimized for Analog and Low Voltage Designs Creating integrated Circuits since Products
SOI REQUIRES BETTER THAN IR-DROP. F. Clément, CTO
SOI REQUIRES BETTER THAN IR-DROP F. Clément, CTO Content IR Drop Vs. System-level Interferences CWS Expertise Accuracy and Performance Silicon Validation Conclusion Copyright CWS 2004-2016 2 Sensitive
Technology & Manufacturing. Laurent Bosson Executive Vice President Front End Technology & Manufacturing
Technology & Manufacturing Laurent Bosson Executive Vice President Front End Technology & Manufacturing Manufacturing and Technology Strategy LEADING EDGE TECHNOLOGY + SHAREHOLDER VALUE TIME TO MARKET
ECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 1: Introduction to VLSI Technology Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Course Objectives
Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN
1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant
Soitec ultra-thin SOI substrates enabling FD-SOI technology. July, 2015
Soitec ultra-thin SOI substrates enabling FD-SOI technology July, 2015 Agenda FD-SOI: Background & Value Proposition C1- Restricted July 8, 2015 2 Today Ultra-mobile & Connected Consumer At Any Time With
An Overview of Standard Cell Based Digital VLSI Design
An Overview of Standard Cell Based Digital VLSI Design With examples taken from the implementation of the 36-core AsAP1 chip and the 1000-core KiloCore chip Zhiyi Yu, Tinoosh Mohsenin, Aaron Stillmaker,
700V Power Management Platform with record logic density : SOC power solutions are finally enabled for 700V.
700V Power Management Platform with record logic density : SOC power solutions are finally enabled for 700V. Dr. Shye Shapira Director of Global Power Management Research and Development TowerJazz April
Mixed-Signal&RF -0.18μm. 0.18um Process Feature. 0.18um Process Device Feature. 0.18um Process Key Design Rule. Isolation
Mixed-Signal/RF-0.18μm CSMC 0.18 micron process is process-matched to other foundry. CSMC logic process provide generic and low power process. 0.18 micron process provide 1.8V operation voltage core device,
Moore s s Law, 40 years and Counting
Moore s s Law, 40 years and Counting Future Directions of Silicon and Packaging Bill Holt General Manager Technology and Manufacturing Group Intel Corporation InterPACK 05 2005 Heat Transfer Conference
150nm SOI 77K Mixed-Signal Technology ATMEL
150nm SOI 77K Mixed-Signal Technology ATMEL 27-Aug-12 1 2012 Copyright Atmel Corporation 9-Aug-12 INTRODUCTION - 150NM SOI ATMEL TECHNOLOGY For over 25years, ATMEL has been a leading supplier providing
ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process
ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process Chun-Yu Lin 1, Li-Wei Chu 1, Ming-Dou Ker 1, Ming-Hsiang Song 2, Chewn-Pu Jou 2, Tse-Hua Lu 2, Jen-Chou Tseng
Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation
Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to
FPGA Programming Technology
FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of
Technology and Manufacturing
Technology and Manufacturing Executive Vice President Field Trip 2006 - London, May 23rd Field Trip 2006 - London, May 23rd Technology Technology Development Centers and Main Programs CMOS Logic Platform
Using ASIC circuits. What is ASIC. ASIC examples ASIC types and selection ASIC costs ASIC purchasing Trends in IC technologies
Using ASIC circuits What is this machine? ASIC examples ASIC types and selection ASIC ASIC purchasing Trends in IC technologies 9.3.2004 Turo Piila 1 9.3.2004 Turo Piila 2 What is ASIC Floorplan and layout
EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration
1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements
TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2
TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...
0.35um design verifications
0.35um design verifications Path end segment check (END) First check is the end segment check, This error is related to the routing metals when routing is done with a path. The finish of this path can
ESD Protection Design for Mixed-Voltage I/O Interfaces -- Overview
ESD Protection Design for Mixed-Voltage Interfaces -- Overview Ming-Dou Ker and Kun-Hsien Lin Abstract Electrostatic discharge (ESD) protection design for mixed-voltage interfaces has been one of the key
Challenges for Non Volatile Memory (NVM) for Automotive High Temperature Operating Conditions Alexander Muffler
Challenges for Non Volatile Memory (NVM) for Automotive High Temperature Operating Conditions Alexander Muffler Product Marketing Manager Automotive, X-FAB Outline Introduction NVM Technology & Design
James Lin Vice President, Technology Infrastructure Group National Semiconductor Corporation CODES + ISSS 2003 October 3rd, 2003
Challenges for SoC Design in Very Deep Submicron Technologies James Lin Vice President, Technology Infrastructure Group National Semiconductor Corporation CODES + ISSS 2003 October 3rd, 2003 1 Contents
technology Leadership
technology Leadership MARK BOHR INTEL SENIOR FELLOW, TECHNOLOGY AND MANUFACTURING GROUP DIRECTOR, PROCESS ARCHITECTURE AND INTEGRATION SEPTEMBER 19, 2017 Legal Disclaimer DISCLOSURES China Tech and Manufacturing
NANOIOTECH The Future of Nanotechnologies for IoT & Smart Wearables Semiconductor Technology at the Core of IoT Applications
NANOIOTECH The Future of Nanotechnologies for IoT & Smart Wearables Semiconductor Technology at the Core of IoT Applications Giorgio Cesana STMicroelectronics Success Factors for new smart connected Applications
Technology Platform Segmentation
HOW TECHNOLOGY R&D LEADERSHIP BRINGS A COMPETITIVE ADVANTAGE FOR MULTIMEDIA CONVERGENCE Technology Platform Segmentation HP LP 2 1 Technology Platform KPIs Performance Design simplicity Power leakage Cost
Imaging, BiCMOS ASIC and Silicon Photonics. Eric Aussedat Executive Vice President General Manager, Imaging, Bi-CMOS ASIC and Silicon Photonics Group
Imaging, BiCMOS ASIC and Silicon Photonics Eric Aussedat Executive Vice President General Manager, Imaging, Bi-CMOS ASIC and Silicon Photonics Group IBP Leading Position Targets 2 Image Sensors Solutions
TABLE OF CONTENTS III. Section 1. Executive Summary
Section 1. Executive Summary... 1-1 Section 2. Global IC Industry Outlook and Cycles... 2-1 IC Insights' Forecast Methodology... 2-1 Overview... 2-1 Worldwide GDP... 2-1 Electronic System Sales... 2-2
LEON3-Fault Tolerant Design Against Radiation Effects ASIC
LEON3-Fault Tolerant Design Against Radiation Effects ASIC Microelectronic Presentation Days 3 rd Edition 7 March 2007 Table of Contents Page 2 Project Overview Context Industrial Organization LEON3-FT
ESA-CNES Deep Sub-Micron program ST 65nm. Laurent Dugoujon Remy Chevallier STMicroelectronics Grenoble, France.
ESA-CNES Deep Sub-Micron program ST 65nm Laurent Dugoujon Remy Chevallier STMicroelectronics Grenoble, France. Agenda 2 Presentation DSM 65nm challenges DSM 65nm Supply-chain actors ESA-CNES 65nm Program
Gigascale Integration Design Challenges & Opportunities. Shekhar Borkar Circuit Research, Intel Labs October 24, 2004
Gigascale Integration Design Challenges & Opportunities Shekhar Borkar Circuit Research, Intel Labs October 24, 2004 Outline CMOS technology challenges Technology, circuit and μarchitecture solutions Integration
Designing into a Foundry Low Power High-k Metal Gate 28nm CMOS Solution for High-Performance Analog Mixed Signal and Mobile Applications
Designing into a Foundry Low Power High-k Metal Gate 28nm CMOS Solution for High-Performance Analog Mixed Signal and Mobile Applications A Collaborative White Paper by RAMBUS and GLOBALFOUNDRIES W h i
Z-RAM Ultra-Dense Memory for 90nm and Below. Hot Chips David E. Fisch, Anant Singh, Greg Popov Innovative Silicon Inc.
Z-RAM Ultra-Dense Memory for 90nm and Below Hot Chips 2006 David E. Fisch, Anant Singh, Greg Popov Innovative Silicon Inc. Outline Device Overview Operation Architecture Features Challenges Z-RAM Performance
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,
Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules
A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs
90-nm To 10-nm Physical IP For Wearable Devices & Application Processors Navraj Nandra Synopsys, Inc. All rights reserved. 1
90-nm To 10-nm Physical IP For Wearable Devices & Application Processors Navraj Nandra 2015 Synopsys, Inc. All rights reserved. 1 Process Requirements are Specific to Customer/Market Need Wearable / IoT
Synopsys Design Platform
Synopsys Design Platform Silicon Proven for FDSOI Swami Venkat, Senior Director, Marketing, Design Group September 26, 2017 2017 Synopsys, Inc. 1 Synopsys: Silicon to Software Software Application security
High Performance Electronics Integration in Flexible Technology
High Performance Electronics Integration in Flexible Technology February 10, 2011 www.americansemi.com 2011 American Semiconductor, Inc. All rights reserved. About American Semiconductor Corporate Headquarters
Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process
Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly
Digital Integrated Circuits A Design Perspective. Jan M. Rabaey
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Outline (approximate) Introduction and Motivation The VLSI Design Process Details of the MOS Transistor Device Fabrication Design Rules CMOS
O N C A D E N C E V I R T U O S O. CHEN, Jason Application Engineer, Keysight Technologies
O N C A D E N C E V I R T U O S O CHEN, Jason 2018.05.08 Application Engineer, Keysight Technologies Introduction to Momentum Momentum Features for RFIC Design Circuit/EM Cosimulation Flow on Cadence Virtuoso
On the Design of Ultra-High Density 14nm Finfet based Transistor-Level Monolithic 3D ICs
2016 IEEE Computer Society Annual Symposium on VLSI On the Design of Ultra-High Density 14nm Finfet based Transistor-Level Monolithic 3D ICs Jiajun Shi 1,2, Deepak Nayak 1,Motoi Ichihashi 1, Srinivasa
CMPEN 411 VLSI Digital Circuits. Lecture 01: Introduction
CMPEN 411 VLSI Digital Circuits Kyusun Choi Lecture 01: Introduction CMPEN 411 Course Website link at: http://www.cse.psu.edu/~kyusun/teach/teach.html [Adapted from Rabaey s Digital Integrated Circuits,
Expert Layout Editor. Technical Description
Expert Layout Editor Technical Description Agenda Expert Layout Editor Overview General Layout Editing Features Technology File Setup Multi-user Project Library Setup Advanced Programmable Features Schematic
FABRICATION TECHNOLOGIES
FABRICATION TECHNOLOGIES DSP Processor Design Approaches Full custom Standard cell** higher performance lower energy (power) lower per-part cost Gate array* FPGA* Programmable DSP Programmable general
Introduction. Summary. Why computer architecture? Technology trends Cost issues
Introduction 1 Summary Why computer architecture? Technology trends Cost issues 2 1 Computer architecture? Computer Architecture refers to the attributes of a system visible to a programmer (that have
OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic
OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon
EE 434 ASIC & Digital Systems
EE 434 ASIC & Digital Systems Dae Hyun Kim EECS Washington State University Spring 2018 Course Website http://eecs.wsu.edu/~ee434 Themes Study how to design, analyze, and test a complex applicationspecific
3D Integration: New Opportunities for Speed, Power and Performance. Robert Patti, CTO
3D Integration: New Opportunities for Speed, Power and Performance Robert Patti, CTO rpatti@tezzaron.com 1 Advantages Why We Scale? What can 3D do for us? Speed Power Cost Size >180nm 130nm 90nm 65nm 45nm
Presenter Name. Larry Morrell Title or job function. Vice President/GM IP Products
Presenter Name Larry Morrell Title or job function Vice President/GM IP Products AEON Nonvolatile Memory IP Tier 1 customers AEON units shipped 3 6 17 30 11B 1.1B 700M 300M 70M 2005 2006 2007 2008 0.25
Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public
Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary
Using Sonnet in a Cadence Virtuoso Design Flow
Using Sonnet in a Cadence Virtuoso Design Flow Purpose of this document: This document describes the Sonnet plug-in integration for the Cadence Virtuoso design flow, for silicon accurate EM modelling of
Process Technologies for SOCs
UDC 621.3.049.771.14.006.1 Process Technologies for SOCs VTaiji Ema (Manuscript received November 30, 1999) This paper introduces a family of process technologies for fabriating high-performance SOCs.
0.6μm BiCMOS 0.6 Micron BiCMOS Technology for Analog Product Applications
0.6μm BiCMOS 0.6 Micron BiCMOS Technology for Analog Product Applications Description 06BC is CSMC s standard BiCMOS process platform. In addition to the double poly, double metal 0.6 micron drawn gate
New Embedded NVM architectures
New Embedded NVM architectures for Secure & Low Power Microcontrollers Jean DEVIN, Bruno LECONTE Microcontrollers, Memories & Smartcard Group STMicroelectronics 11 th LETI Annual review, June 24th, 2009
High Performance Mixed-Signal Solutions from Aeroflex
High Performance Mixed-Signal Solutions from Aeroflex We Connect the REAL World to the Digital World Solution-Minded Performance-Driven Customer-Focused Aeroflex (NASDAQ:ARXX) Corporate Overview Diversified
High-Voltage Structured ASICs for Industrial Applications - A Single Chip Solution
High-Voltage Structured ASICs for Industrial Applications - A Single Chip Solution Yipin Zhang, Cor Scherjon Institut für Mikroelektronik Stuttgart Allmandring 30 a 70569 Stuttgart This paper presents
ESD Protection Scheme for I/O Interface of CMOS IC Operating in the Power-Down Mode on System Board
ESD Protection Scheme for I/O Interface of CMOS IC Operating in the Power-Down Mode on System Board Kun-Hsien Lin and Ming-Dou Ker Nanoelectronics and Gigascale Systems Laboratory Institute of Electronics,
Solutions for Smarter Driving ADAS
Solutions for Smarter Driving ADAS Content Smart Driving... 3 ADAS... 4 Key Applications... 5 24 GHz Radar... 6 77 GHz Radar... 7 Smart Automotive Cameras... 8 Key Technologies... 9 Development Tools...
Physical Implementation
CS250 VLSI Systems Design Fall 2009 John Wawrzynek, Krste Asanovic, with John Lazzaro Physical Implementation Outline Standard cell back-end place and route tools make layout mostly automatic. However,
SOI based platforms for IoT optimized Applications. Director
SOI based platforms for IoT optimized Applications Carlos Mazure Executive Director Director Giorgio Cesana Executive Co- Agenda SOI Consortium in a nut shell IoT opportunities and challenges FD-SOI Solutions
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
ESD Protection Device and Circuit Design for Advanced CMOS Technologies Oleg Semenov Hossein Sarbishaei Manoj Sachdev ESD Protection Device and Circuit Design for Advanced CMOS Technologies Authors: Oleg
Columbia Univerity Department of Electrical Engineering Fall, 2004
Columbia Univerity Department of Electrical Engineering Fall, 2004 Course: EE E4321. VLSI Circuits. Instructor: Ken Shepard E-mail: shepard@ee.columbia.edu Office: 1019 CEPSR Office hours: MW 4:00-5:00
Applications embedding 16MB Phase
Truly Innovative 28nm FDSOI Technology for Automotive Microcontroller Applications embedding 16MB Phase Change Memory F.ARNAUD 1, P.ZULIANI 2, J.P.REYNARD 1, A. GANDOLFO 2, F.DISEGNI 2, P.MATTAVELLI 2,
HiPAC High Performance Actives & Passives on Chip
HiPAC High Performance Actives & Passives on Chip Passive Integration on Silicon Solutions & Target Components to be integrated Solutions Resistors Inductors Transformers Capacitors Diodes Transistors
Modeling of High Voltage Devices for ESD Event Simulation in SPICE
The World Leader in High Performance Signal Processing Solutions Modeling of High Voltage Devices for ESD Event Simulation in SPICE Yuanzhong (Paul) Zhou, Javier A. Salcedo Jean-Jacques Hajjar Analog Devices
F O U N D R Y L E A D E R S H I P F O R T H E S o C G E N E R A T I O N. Design Support
F O U N D R Y L E A D E R S H I P F O R T H E S o C G E N E R A T I O N www.umc.com Design Support Design Support Solutions Overview UMC's Design Support Solutions provide customers with a practical and
Novel silicon-controlled rectifier (SCR) for digital and high-voltage ESD power supply clamp
. BRIEF REPORT. SCIENCE CHINA Information Sciences February 2014, Vol. 57 029401:1 029401:6 doi: 10.1007/s11432-013-5016-1 Novel silicon-controlled rectifier (SCR) for digital and high-voltage ESD power
A Non-Volatile Microcontroller with Integrated Floating-Gate Transistors
A Non-Volatile Microcontroller with Integrated Floating-Gate Transistors Wing-kei Yu, Shantanu Rajwade, Sung-En Wang, Bob Lian, G. Edward Suh, Edwin Kan Cornell University 2 of 32 Self-Powered Devices
CS310 Embedded Computer Systems. Maeng
1 INTRODUCTION (PART II) Maeng Three key embedded system technologies 2 Technology A manner of accomplishing a task, especially using technical processes, methods, or knowledge Three key technologies for
IBG Protection for Anti-Fuse OTP Memory Security Breaches
IBG Protection for Anti-Fuse OTP Memory Security Breaches Overview Anti-Fuse Memory IP is considered by some to be the gold standard for secure memory. Once programmed, reverse engineering methods will
Ultra-thin Capacitors for Enabling Miniaturized IoT Applications
Ultra-thin Capacitors for Enabling Miniaturized IoT Applications Fraunhofer Demo Day, Oct 8 th, 2015 Konrad Seidel, Fraunhofer IPMS-CNT 10/15/2015 1 CONTENT Why we need thin passive devices? Integration
AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process
AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning
Process and Design Solutions for Exploiting FD SOI Technology Towards Energy Efficient SOCs
Process and Design Solutions for Exploiting FD SOI Technology Towards Energy Efficient SOCs Philippe FLATRESSE Technology R&D Central CAD & Design Solutions STMicroelectronics International Symposium on
By Joe Grimm, Business Development Manager, RFIC Switches, California Eastern Laboratories
4590 Patrick Henry Drive Santa Clara, CA 95054-1817 Telephone: (408) 988-3500 Facsimile: (408) 988-0279 CMOS RFIC Switches: Simple and inexpensive, the latest 2.5GHz versions pose a legitimate challenge
How Safe is Anti-Fuse Memory? IBG Protection for Anti-Fuse OTP Memory Security Breaches
How Safe is Anti-Fuse Memory? IBG Protection for Anti-Fuse OTP Memory Security Breaches Overview A global problem that impacts the lives of millions daily is digital life security breaches. One of the
Monolithic 3D Integration using Standard Fab & Standard Transistors. Zvi Or-Bach CEO MonolithIC 3D Inc.
Monolithic 3D Integration using Standard Fab & Standard Transistors Zvi Or-Bach CEO MonolithIC 3D Inc. 3D Integration Through Silicon Via ( TSV ), Monolithic Increase integration Reduce interconnect total
Conference paper Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC BCD technology
Conference paper Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC BCD technology TSMC Open Innovation Platform 2011 Applications like motor control, power management and conversion,
OpenPDK Production Value and Benchmark Results
OpenPDK Production Value and Benchmark Results Philippe MAGARSHACK Executive Vice-President, Design Enablement and Services June 2 nd, 2014 ST s Strong technology portfolio : Several R&D Partnerships &
Physical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis
I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary
Lecture 11 Logic Synthesis, Part 2
Lecture 11 Logic Synthesis, Part 2 Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ Write Synthesizable Code Use meaningful names for signals and variables
Introduction to Layout design
Introduction to Layout design Note: some figures are taken from Ref. B. Razavi, Design of Analog CMOS integrated circuits, Mc Graw-Hill, 001, and MOSIS web site: http://www.mosis.org/ 1 Introduction to
EE219A Spring 2008 Special Topics in Circuits and Signal Processing. Lecture 9. FPGA Architecture. Ranier Yap, Mohamed Ali.
EE219A Spring 2008 Special Topics in Circuits and Signal Processing Lecture 9 FPGA Architecture Ranier Yap, Mohamed Ali Annoucements Homework 2 posted Due Wed, May 7 Now is the time to turn-in your Hw
Collaborate to Innovate FinFET Design Ecosystem Challenges and Solutions
2013 TSMC, Ltd Collaborate to Innovate FinFET Design Ecosystem Challenges and Solutions 2 Agenda Lifestyle Trends Drive Product Requirements Concurrent Technology and Design Development FinFET Design Challenges
SRC 3D Summit. Bob Patti, CTO
SRC 3D Summit Bob Patti, CTO rpatti@tezzaron.com 1 Advantages Why We Scale? What can 3D do for us? Speed Power Cost Size >180nm 130nm 90nm 65nm 45nm 28nm 22nm 16nm 2 How Real is 3D??? 560μ Samsung 16Gb
SOI Technology: IBM s Next Advance In Chip Design
SOI Technology: IBM s Next Advance In Chip Design I- Introduction As with IBM s leadership manufacturing microchips using copper interconnect technology, the company has now announced what it believes
Chip/Package/Board Design Flow
Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing
Latch-Up. Parasitic Bipolar Transistors
Latch-Up LATCH-UP CIRCUIT Latch-up is caused by an SCR (Silicon Controlled Rectifier) circuit. Fabrication of CMOS integrated circuits with bulk silicon processing creates a parasitic SCR structure. The