100G Signaling Options over Backplane Classes
|
|
|
- Denis Fisher
- 6 years ago
- Views:
Transcription
1 100G Signaling Options over Backplane Classes IEEE P802.3bj January 2012 Newport Beach FutureWei Hiroshi Takatori Contributors and Supporters Albert Vareljian Sanjay Kasturia, Inphi FutureWei TECHNOLOGIES CO., LTD. Page 1
2 Outline 1. Signaling Options (Line Code and Transmission Type) 2. SNR Margin Analysis (Salz) over 50 Channels (Old/New) 3. Representative Channels for Time-Domain Simulation 4. Simulation Result Analysis 5. Roadmap to the Next Generation 400G System 6. Summary FutureWei TECHNOLOGIES CO., LTD. Page 2
3 100G Signaling Options 1 Option 1: PAM-2, 25Gbaud*, 4-Lane Option 2: PAM-4, 12.5Gbaud, 4-Lane 2 Option 3: PAM-4C*, 6.25Gbaud, 8-Lane (Full Duplex by EC) 50 Industry Backplane CHs ( New Material, KR, and Pre-KR) are evaluated with three different options. *1) No coding overhead assumed at this stage *2) 4-D TCM Coded as per 802.3ab, 1000BASE-T FutureWei TECHNOLOGIES CO., LTD. Page 3
4 IL, Crosstalk (db) 802.3ab Channel Mapped to 802.3ba 10 0 Nyquist IL KR CAT5, 100m Freq. Scaled by x50 (12.5G/250M) Power Sum FEXT Frequency (Hz) 802.3ab (1000BASE-T) Channel IL is much more relaxed vs. KR at Nyquist. Makes 8-lane Bi-Directional Signaling a Promising Candidate over KR-compliant and Pre-KR Channels FutureWei TECHNOLOGIES CO., LTD. Page 4
5 Noise Margin (db) (db) SNR Margin (Salz) (-146dBm/Hz BGN, w/o FEC) Noise Margin = Salz SNR SNR_ref SNR_ref = 16.9dB (PAM-2) 23.9dB (PAM-4) BER = 1.E-12 6dB Margin 1. PAM-4 has advantage over PAM-2 for greater loss CHs. 2. However, PAM-2 and, to some extent, PAM-4 channel support not widest. 3. PAM-4C covers higher IL and boarder majority of the channels Channel Loss at 12.5GHz (db) Insertion 12.5GHz (db) RED: PAM-2 BLACK: PAM-4 GREEN: PAM-4C Further analysis is done by the time domain behavioral simulation that included key system impairments and IC implementation losses. FutureWei TECHNOLOGIES CO., LTD. Page 5
6 Channels for Time-Domain Analysis CH1 Improved Materials 1 Meter Backplane Channel, IBM Similar to above from TE, Merson, Q-Logic, and FCI CH2 KR Compliant Typical Backplane channel designed after KR CH3 KR Marginal etc CH1 IL: 12.5GHz ICR: 13.1dB KR-req. CH2 IL: 12.5GHz ICR: 8.7dB CH3 IL: 12.5GHz ICR: -27dB FutureWei TECHNOLOGIES CO., LTD. Page 6
7 SNR (db) Amplitude Time Domain Behavioral Simulation Reference PHY TX: 5dBm, 3~4 tap FIR filter with 1 st order LPF, 40dB THD RX: CTLE, High-pass filter, 16 tap DFE, 40dB THD Jitter: 0.35ps(rms), both transmit and receive clock Noise: NEXT, FEXT, and BGN (-152, 146, and -140dBm/Hz) FEXT FEXT Adaptation NEXT dbm/hz dbm/hz -140 dbm/hz Iteration Time (symbol) x dB Sampled EYE SNR = 21.1dB 15.0dB 9.9dB 6.0dB Iteration Time (symbol) x 10 4 Impairments are added in time one by one after the adaptation. 1. FEXT 20000~ 2. FEXT + NEXT 30000~ 3. FEXT + NEXT + BGN 40000~ The noise margin is calculated by subtracting SNR_ref. from SNR. SNR_ref = 16.9dB (PAM-2) = 23.9dB (PAM-4) Result shown in this page uses - Option-1(PAM-2, 25Gbaud) - CH-2 (KR compliant). Noise margin in this case is +4.2dB (Crosstalk only) -1.9dB (BGN = -152dBm/Hz) -7dB (BGN = -146dBm/Hz) -10.9dB(BGN=-140dBm/Hz) Simulations are repeated for three options over different channels. FutureWei TECHNOLOGIES CO., LTD. Page 7
8 Noise Margin Result Time Domain Behavioral Simulation BGN (dbm / Hz) CH1 Improved Material CH2 KR Compliant CH3 KR Marginal Option1 PAM2, 25G baud Option2 PAM4, 12.5G baud Option3 PAM4C, 6.25G baud Full Duplex db -1.9 db FAIL FAIL FAIL db 3.4 db -6.2 db db 9.5 db 2.7 db No FEC coding gain is included Package + BGA crosstalk are not included FutureWei TECHNOLOGIES CO., LTD. Page 8
9 SNR (db) Feasibility of Next Gen 400G System Channel: CH1 (IBM 1m Backplane) Signaling: PAM-4C, 25Gbaud (OPTION-3, 4X speed) Adaptation (EQL and EC) FEXT + NEXT + BGN -152dBm/Hz -146 dbm/hz -140 dbm/hz Assuming 5dB coding gain, greater than 3dB noise margin is possible. 400G system is feasible. Followings will be necessary for industry grade products. 5 Full duplex x 10 4 Iteration Time (symbol) A. Minor material improvement over CH1 B. SerDes porting by 4X. FutureWei TECHNOLOGIES CO., LTD. Page 9
10 Summary 1. Three signaling options have been studied over key classes of channels --- Improved Low-loss material, KR, and Pre-KR 2. PAM-2 is marginal even with improved Low-loss material and requires extremely low noise environment. 3. PAM-4 would work over Low-loss channels, however, w/o FEC it would be marginal over KR spec backplanes. 4. PAM-4C will work well over KR backplanes with sufficient margin even w/o additional FEC. 5. PAM-4C is the best performing signaling so far on a roadmap to the next generation 400G system. FutureWei TECHNOLOGIES CO., LTD. Page 10
10GBASE-KR for 40G Backplane
1GBASE-KR for 4G Backplane Nov 7 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline This contribution discusses, - Performance based on 1GBASE-KR Std - Theoretical Limit (Saltz SNR) and Time Domain
Feasibility of 40/100G Heterogeneous System based on Channel Data
Feasibility of 40/100G Heterogeneous System based on Channel Data Jan 2008 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline Generalized methodology for feasibility analysis of heterogeneous (electro-optical)
Modulation Schemes Link Budget Analysis under BCI Interference for RTPGE
Modulation Schemes Link Budget Analysis under BCI Interference for RTPGE January 2014 IEEE Reduced Twisted Pair Gigabit Ethernet Benson Huang, Albert Kuo Realtek Semiconductor Corp. Outline SNR Calculation
IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems
IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, hongtao@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Xiaoqing Dong, dongxiaoqing82@huawei.com Geoff Zhang, geoffz@xilinx.com Outline
Feasibility of 30 db Channel at 50 Gb/s
Feasibility of 30 db Channel at 50 Gb/s Ali Ghiasi Ghiasi Quantum LLC 50 GbE & NGOATH Plenary Mee>ng March 16, 2016 List of supporters q Upen Reddy Kare> Cisco q Vipul BhaN Inphi q James Fife - etoups
100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal
100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal IEEE P802.3bj 100Gb/s Backplane and Copper Cable Task Force Newport Beach Rich Mellitz, Intel Corporation Kent Lusted, Intel Corporation
Technical Feasibility of optical PMDs with RS FEC
Technical Feasibility of optical PMDs with RS FEC Yu Xu, Xinyuan Wang HUAWEI TECHNOLOGIES CO., LTD. IEEE 802.3 50GE & NGOATH Study Group Background and Introduction In 50 Gb/s Ethernet Over a Single Lane
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
400G PAM4 The Wave of the Future. Michael G. Furlong - Senior Director, Product Marketing
400G The Wave of the Future Michael G. Furlong - Senior Director, Product Marketing mfurlong@inphi.com ECOC 2017 100G is Ramping in the Cloud 100G Now Shipping (~2H2016) Numerous Market Reports Millions
Updated 802.3cb Backplane Channel Analysis and PHY proposals
Updated 802.3cb Backplane Channel Analysis and PHY proposals Peter Wu, Jin Zhang, Marvell Semiconductor IEEE 802.3cb March 2016 Plenary Meeting, Macau 1 Supporters Anthony Calbone, Seagate Technology Richard
Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch
Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch Sophia Feng/Vincent Wen of Celestica sopfeng@celestica.com Asian IBIS Summit Shanghai, PRC November 13, 2017 Agenda Background 200GBASE-KR4
Simulation Results for 10 Gb/s Duobinary Signaling
Simulation Results for 10 Gb/s Duobinary Signaling Populating the Signaling Ad Hoc Spreadsheet IEEE 802.ap Task Force Atlanta March 15-17, 2005 802.AP Backplane Ethernet Contributors Vitesse Majid Barazande-Pour
COM Analysis on Backplane and Cu DAC Channels
COM Analysis on Backplane and Cu DAC Channels Ali Ghiasi Ghiasi Quantum LLC IEEE 802.3cd Task Force Mee@ng Whistler May 25, 2016 Overview q Follow on the Macau presenta@on q Inves@ga@ng COM analysis on
Sequence Estimators with Block Termination in the presence of ISI
Hardware implementation i of Sequence Estimators with Block Termination in the presence of ISI Presentation to IEEE 802.3bj Arash Farhood Cortina Systems Joel Goergen Cisco Elizabeth Kochuparambil - Cisco
100Gbps/Lane Electrical Signaling. Loop-Timed Configurations. Ramin Farjadrad SVP of R&D
100Gbps/Lane Electrical Signaling Loop-Timed Configurations Ramin Farjadrad SVP of R&D Dual Duplex Definition Single Duplex (SD): Tx Rx Transmit data Receive data Rx Tx Dual Duplex (DD): Transmit/Receive
Objectives for Next Generation 100GbE Optical Interfaces
Objectives for Next Generation 100GbE Optical Interfaces Pete Anslow, Ciena Steve Trowbridge, Alcatel-Lucent Next Gen 100GbE Optical SG, Newport Beach, January 2012 1 Introduction One of the key outputs
100GEL C2M Channel Analysis Update
100GEL C2M Channel Analysis Update Jane Lim, Cisco Pirooz Tooyserkani, Cisco Upen Reddy Kareti, Cisco Joel Goergen, Cisco Marco Mazzini, Cisco 9/5/2018 IEEE P802.3ck 100Gb/s, 200Gb/s, and 400Gb/s Electrical
Achieving PCI Express Compliance Faster
Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market
400GBase-LR8: A Proposal for 10 km Objective Using 50 Gb/s PAM4 Signaling
400GBase-LR8: A Proposal for 10 km Objective Using 50 Gb/s PAM4 Signaling Ali Ghiasi Ghiasi Quantum LLC IEEE 802.3bs Task Force Berlin March 2015 1 List of supporters! Mike Furlong Clariphy! Sudeep Bhoja
NRZ-NFC for 28G-PON. Contribution to The IEEE NG-EPON Study Group Meeting, Nov , 2015
Contribution to The IEEE 802.3 NG-EPON Study Group Meeting, Nov. 10-12, 2015 NRZ-NFC for 28G-PON Frank Effenberger Fixed Access Network Research Futurewei Technologies, Huawei R&D USA www.huawei.com Acknowledgements:
Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY
Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution
40 GbE Over 4-lane 802.3ap Compliant Backplane
40 GbE Over 4-lane 802.3ap Compliant Backplane, Intel Contributors: Ted Ballou, Intel Ilango Ganga, Intel Robert Hays, Intel IEEE 802.3 HSSG November 2007 Agenda 40 GbE proposition 40 GbE system configuration
PCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels
Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels White Paper This white paper was first published at DesignCon in January, 2016. Reprinted with permission from DesignCon.
IEEE 802.3ap Backplane Ethernet Overview
IEEE 802.3ap Backplane Ethernet Overview T10 SAS Adhoc Meeting Houston May 25 26, 2005 Ali Ghiasi aghiasi@broadcom.com 1 History of Backplane Ethernet Ethernet previously did not standardize backplane
IEEE-100GBASE-KR4/CR4, v3
COMPLIANCE STATEMENT 1. Specification IEEE-100GBASE-KR4/CR4, v3 Specification Title: Standard Body: Standard Name: Specification Owner: Warning Margin: IEEE 802.3 100GBASE-KR4/CR4 IEEE 100GBASE-KR4, 100GBASE-CR4
ADS USB 3.1 Compliance Test Bench
ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation
Automotive Ethernet BroadR-Reach
Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity
Defining a New High-Speed, Multi-Protocol SerDes Architecture for Advanced Nodes
Defining a New High-Speed, Multi-Protocol SerDes Architecture for Advanced Nodes By Eric Naviasky, Cadence Design Systems Designing a high-speed, high-performance serializer/deserializer (SerDes) for advanced
IBIS-AMI Model Simulations Over Six EDA Platforms
IBIS-AMI Model Simulations Over Six EDA Platforms Romi Mayder, romi.mayder@xilinx.com Ivan Madrigal, ivan.madrigal@xilinx.com Brandon Jiao, brandon.jiao@xilinx.com Hongtao Zhang, hongtao.zhang@xilinx.com
Updated 50G PAM4 C2M Simulations
Updated 50G PAM4 C2M Simulations Ali Ghiasi Ghiasi Quantum LLC IEEE 802.3bs Electrical Adhoc Meeting Feb 20th, 2017 Contributor/Supporter q Rich Mellitz Samtec q Yasuo Hidaka Fujitsu A. Ghiasi IEEE 802.3
Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
Combined EFM PHY using Single Carrier Modulation
Combined EFM PHY using Single Carrier Modulation Combining SHDSL & QAM VDSL in an EFM PHY 802.3ah EFM Copper June 2003, Ottawa 1 Page 1 Supporters 2 Page 2 The Vision! SCM technology used over copper by
Describes information for this release. Describes added functions for this release. Describes bug fixes in released software version
ANRITSU CORPORATION 5-1-1 Atsugi, Kanagawa Japan MX183000A High-Speed Serial Data Test Software Release Note 16th Edition Thank you for choosing Anritsu products for your business. This release note provides
Transmitter testing for MMF PMDs
Transmitter testing for MMF PMDs IEEE P802.3cd, San Diego, July 2016 Jonathan Ingham Foxconn Interconnect Technology Supporters Will Bliss (Broadcom) Ali Ghiasi (Ghiasi Quantum) Vasu Parthasarathy (Broadcom)
The Future of Electrical I/O for Microprocessors. Frank O Mahony Intel Labs, Hillsboro, OR USA
The Future of Electrical I/O for Microprocessors Frank O Mahony frank.omahony@intel.com Intel Labs, Hillsboro, OR USA 1 Outline 1TByte/s I/O: motivation and challenges Circuit Directions Channel Directions
Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
OIF CEI-56G Project Activity
OIF CEI-56G Project Activity Progress and Challenges for Next Generation 400G Electrical Links David R Stauffer Kandou Bus, SA OIF Physical & Link Layer Working Group Chair June 12, 2014 Electrical Implementation
COMMITTEE T1 TELECOMMUNICATIONS Working Group T1E1.4 (DSL Access) Baltimore; August 25-26, 1999
COMMITTEE T1 TELECOMMUNICATIONS Working Group T1E1. (DSL Access) Baltimore; August 5-6, 1999 T1E1./99-371 CONTRIBUTION TITLE: SOURCE: PROJECT: ISDN, HDSL, and HDSL Adaptation and SNR with Short-Term Stationary
PCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
Comparison Between Equalization, COM Package Models, and COM For 100G Base KR Channels
Comparison Between Equalization, COM Package Models, and COM For 100G Base KR Channels Richard Mellitz, Samtec September 018 1 Table of Contents Experiment using seven 100G-Base-KR channel models For three
PCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
SFP-GIG-T-LEG. 1.25Gbps SFP Copper Transceiver
Part# 39665 SFP-GIG-T-LEG ALCATEL-LUCENT COMPATIBLE 1000BASE-TX SFP COPPER 100M REACH RJ-45 SFP-GIG-T-LEG 1.25Gbps SFP Copper Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable
Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013
Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013 Agenda Evolution of Signal Integrity Evaluation Review of Industrial Specification Foundation
Auto-configuration of n WLANs
Auto-configuration of 802.11n WLANs Mustafa Y. Arslan - Konstantinos Pelechrinis - Ioannis Broustis UC Riverside University of Pittsburgh UC Riverside Srikanth Krishnamurthy - Sateesh Addepalli - Konstantina
Integrating ADS into a High Speed Package Design Process
Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design
Analysis on estimated SNR values on a generic cable plant
Analysis on estimated SNR values on a generic cable plant Nicola Varanese, Andrea Garavaglia and Patrick Stupar Qualcomm PAGE 1 Scope of the presentation This presentation illustrates statistics on SNR
Update on technical feasibility for PAM modulation
Update on technical feasibility for PAM modulation Gary Nicholl, Chris Fludger Cisco IEEE 80.3 NG00GE PMD Study Group March 0 PAM Architecture Overview [Gary Nicholl] PAM Link Modeling Analysis [Chris
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
Optical Trends in the Data Center. Doug Coleman Manager, Technology & Standards Distinguished Associate Corning Optical Communications
Optical Trends in the Data Center Doug Coleman Manager, Technology & Standards Distinguished Associate Corning Optical Communications Telecom 2017 Corning Restricted Incorporated 2 Server Access Switch
Proposal for modeling advanced SERDES
Proposal for modeling advanced SERDES IBM, Cadence June 2006 1 CADENCE DESIGN SYSTEMS, INC. Presenters, Contributors Presenters / Contributors 1. Joe Abler IBM Systems & Technology Group High Speed Serial
ECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Class Topics System and design issues relevant to high-speed
Maximising Serial Bandwidth And Signal Integrity In FPGAs
Maximising Serial Bandwidth And Signal Integrity In FPGAs Francesco Contu High Speed IO specialist, EMEA South francescocontu@xilinxcom Agilent High Speed Digital Design & Validation Seminars 2012 Agenda
100GbE Architecture - Getting There... Joel Goergen Chief Scientist
100GbE Architecture - Getting There... Joel Goergen Chief Scientist April 26, 2005 100GbE Architecture - Getting There Joel Goergen Force10 Networks joel@force10networks.com Subject : 100GbE Architecture
Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement
Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff (SiSoft) Mike Steinberger (SiSoft) Walter Katz (SiSoft) Barry Katz (SiSoft) Adge Hawes (IBM) Kent
PCI Express Gen 4 & Gen 5 Card Edge Connectors
PCI Express Gen 4 & Gen 5 Card Edge Connectors Product Presentation Amphenol Information Communications ava and Commercial Products Agenda 1. Value Proposition 2. Product Overview 3. Signal Integrity Performance
Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver. D. Dunwell and A. Chan Carusone University of Toronto
Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver D. Dunwell and A. Chan Carusone University of Toronto Analog Front End Adaptation Analog Front-End (AFE) Digital
Multilevel Serial PMD Update. Rich Taborek - IEEE HSSG - 10 GbE
Multilevel Serial PMD Update Rich Taborek - IEEE 802.3 HSSG - 10 GbE What is MAS? Multilevel Analog Signaling: Generic term used to describe various Multilevel Modulation methods Applicable to most media:
100Gb/s SMF PMD Alternatives Analysis
100Gb/s SF D Alternatives Analysis 40Gb/s and 100Gb/s IEEE 80.3 lenary Session San Antonio TX 13-15 November 01 Chris Bergey Luxtera Sudeep Bhoja Inhi Chris Cole Finisar Ali Ghiasi Broadcom Jonathan King
Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation
Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation CDNLive Boston August 2013 Mark Marlett and Mahesh Tirupattur, Analog Bits Ken Willis and Kumar Keshavan, Cadence
Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable
Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable IEEE 802.3bj Task Force Atlanta, November 8-10, 2011 Roy Cideciyan - Outline Error models at RS decoder input
Tektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
Type-C Technologies and Solutions
Type-C Technologies and Solutions 2016.12.20 Gary Hsiao Project Manager Gary_Hsiao@keysight.com Agenda Type-C Overview Type-C PD Solutions USB 3.1 Simulation Solutions USB 3.1 TX/RX Solutions USB 3.1 Cable/Connector
GLC-T (1000BASE-T SFP) Datasheet
GLC-T (1000BASE-T SFP) Datasheet Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Fully metallic enclosure for low EMI Low power
Optimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)
doc.: IEEE 802. 15-16-0746-07-003d 15-16-0746-01-003d Performance_of_FEC_in_TG3d_Channels Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: Preliminary Performance
SFP GE T. Copper SFP Transceiver
SFP GE T Copper SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI Low power
Advanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
Is 1Tb/s Ready for Prime Time? Engineering Reality Check
Is 1Tb/s Ready for Prime Time? Engineering Reality Check Terabit Optical Ethernet IEEE Photonics Society Summer Topical Montreal, Canada 18-20 July 2011 Chris Cole Ilya Lyubomirsky chris.cole@finisar.com
100G / Lane Electrical Interfaces for Datacenter Switching - Desirable Solution Attributes
100G / Lane Electrical Interfaces for Datacenter Switching - Desirable Solution Attributes Rob Stone Geneva, January 2018 1 802.3 100GEL Study Group, Geneva January 2018 Why will datacenters migrate to
ERL for Parameter Update
ERL for Parameter Update Richard Mellitz, Samtec 02-21-2018 IEEE 802.3 New Ethernet Applications Ad Hoc 1 ToC Review SNR ISI Clause 136 host transmitter and receiver DOE experiment SNR ISI comparison ERL
40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document
40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document Last Updated: March 26, 2013 10:00am 40 and 100 Gigabit Ethernet Consortium 121 Technology
Technical Feasibility of 4x10G and 10x10G Electrical Interfaces
Technical Feasibility of 4x10G and 10x10G Electrical Interfaces IEEE 802.3 Higher Speed Study Group 16-19 July 2007 Lew Aronson Chris Cole lew.aronson@finisar.com chris.cole@finisar.com Outline SMF Transceiver
TP1 and TP4 testing with compliance boards Mike Dudek JDSU Piers Dawe Avago Technologies. IEEE 802.3ba interim Seoul, Korea Sept 2008
TP1 and TP4 testing with compliance boards Mike Dudek JDSU Piers Dawe Avago Technologies IEEE 802.3ba interim Seoul, Korea Sept 2008 Supporters John Petrilla Avago Technologies Petar Pepeljugoski IBM Ali
History Channel. 10G Ethernet on Copper
10G Ethernet on Copper History Channel Category Cable by Supported Technology Cat 1 - Telephone cable, ISDN Cat 3-10BaseT Cat 5-100BaseTX Cat 5e - 1000BaseT Cat 6-1000BaseT, but what about 10 Gigabit???
10G Ethernet Over Structured Copper Cabling
I T I n f r a s t r u c t u r e S o l u t i o n s Note: The following technical article was current at the time it was published. However, due to changing technologies and standards updates, some of the
1000BASE-T Copper SFP Transceiver
1000BASE-T Copper SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Fully metallic enclosure for low EMI Low power
Two Backplane Markets, Two Backplane Channels, Two Signaling Schemes, Two PHYs
Two Backplane Markets, Two Backplane Channels, Two Signaling Schemes, Two PHYs Pravin Patel (IBM), Joel Goergen (Cisco) Howard Frazier (Broadcom) IEEE 802.3bj 100Gb/s Backplane and Copper Cable Task Force
Physical Aspects of Packages for 100GEL & PKG ad-hoc Physical Aspects Summary
Physical Aspects of Packages for 100GEL & PKG ad-hoc Physical Aspects Summary Liav Ben Artsi, Marvell Israel Ltd. September 2018 Suggested PKG Model Cases Length Ball Side Discontinuity Xtalk (Suggest
VDSL in terms of reach and capacity
ANSI TE.4/97-38 () Standards project: TE.4: VDSL Title : Zipper performance when mixing ADSL and VDSL in terms of reach and capacity Source : Contact: Telia Research AB Daniel Bengtsson, Petra Deutgen,
10G SFP + Bi-di Transceiver Hot Pluggable, single LC, 1270nm/1330nm, DFB LD, Single Mode, 20km PSFP F/PSFP F
DATASHEET DESCRIPTION: PeakOptical Bi-directional PSFP10-2733/PSFP10-3327 10Gb/s (SFP+) transceivers are compliant with the current SFP+ Multi- Source Agreement (MSA) Specification. They comply with 10GBASE-LR/LW
Submission Title: Preliminary Performance of FEC Schemes in TG3d Channels
doc.: IEEE 802. 15-16-0746-05-003d 15-16-0746-01-003d Performance_of_FEC_in_TG3d_Channels Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: Preliminary Performance
Comparison of BER Estimation Methods which Account for Crosstalk
Comparison of BER Estimation Methods which Account for Crosstalk As presented at DesignCon 2009 Co-authored by: Michael Steinberger, Signal Integrity Software, Inc. msteinb@sisoft.com Barry Katz, Signal
Using Chiplets to Lower Package Loss. IEEE Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA
1 Using Chiplets to Lower Package Loss IEEE 802.3 100 Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA Chiplet Technology Big, 70mm packages are routine A
DisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
1000BASE-T SFP Transceiver
1000BASE-T SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI Low power dissipation
Provides information for this release. Describes added functions for this release. Describes bug fixes in the released software version.
ANRITSU CORPORATION 5-1-1 Onna, Atsugi-shi, Kanagawa 243-8555 Japan Anritsu - GRL PCIe 4.0 CEM Rx Test Application Release Note First Edition This software is released for PCIe CEM Rx Test. Table of Contents
Copper SFP Series. 10/100/1000BASE-T Copper SFP Transceiver with SGMII interface RoHS6 Compliant
EOLT-C12-02-B 10/100/1000BASE-T Copper SFP Transceiver with SGMII interface RoHS6 Compliant Features Support 10/100/1000BASE-T Operation in Host Systems with SGMII interface 100m transmission over Cat
Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title
Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol
Copper SFP Transceiver
Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low
XFP 10G Transceiver M10GB-XFP-BIDI40
XFP 10G Transceiver M10GB-XFP-BIDI40 Features: Supports 9.95Gb/s to 11.3Gb/s bit rates Hot-pluggable XFP footprint Single LC for Bi-directional Transmission Maximum link length of 40km Built-in 1270/1330
802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE
802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE May 2013 Victoria Mark Gustlin - Xilinx John D Ambrosia - Dell Gary Nicholl - Cisco Agenda Review of past logic related objectives Lessons
Advanced Modulation and Coding Challenges
WHITE PAPER Accelerating from 100GE to 400GE in the Data Center Advanced Modulation and Coding Challenges Ever increasing demands for a connected world with instant data access continues to drive data
64 Gbaud PAM4 DAC G0374A
Quick Start Guide 64 Gbaud PAM4 DAC G0374A Signal Quality Analyzer MP1900A/MP1800A Series 64 Gbaud PAM4 DAC Overview Features Operating baud rate: DC to 64 Gbaud Half-rate Data and Clock inputs High quality
COMMITTEE T1 TELECOMMUNICATIONS Working Group T1E1.4 (DSL Access) Newport Beach, CA; Feb 17 th, 2002 CONTRIBUTION
COMMITTEE T1 TELECOMMUNICATIONS Working Group T1E1.4 (DSL Access) Newport Beach, CA; Feb 17 th, 2002 T1E1.4/2003-049 CONTRIBUTION TITLE: SOURCES: Dynamic FDM and Dynamic DS power back-off: A simplified
AirMax VSe High Speed Backplane Connector System
AirMax VSe High Speed Backplane Connector System July 2012 FCI Customer Presentation For External Use Where will AirMax VSe connectors be used & Why? More bandwidth density is being demanded from equipment
Parameter Symbol Min. Typical Max. Unit Storage Temperature T S C Supply Voltage V CC T, R V Relative Humidity RH 0 85 %
Features: Supports 8.5Gb/s to 11.3Gb/s bit rates Hot-pluggable SFP+ footprint Single LC for Bi-directional Transmission Maximum link length of 40km Built-in 1270 WDM Uncooled 1270nm DFB Laser. Power dissipation
10 Gigabit Ethernet over Copper Cabling
Synopsis Gigabit Ethernet posed many challenges in its bid to operate over installed twisted pair cabling but the final solution was accomplished with a 1 million transistor silicon chip. The networking