Module Introduction. Content 15 pages 2 questions. Learning Time 25 minutes
|
|
- Elizabeth Lucas
- 6 years ago
- Views:
Transcription
1 Purpose The intent of this module is to introduce you to the multimedia features and functions of the i.mx31. You will learn about the Imagination PowerVR MBX- Lite hardware core, graphics rendering, video processing, video encoding, and video decoding. Objectives Identify the key features of PowerVR MBX-Lite. Describe multimedia capabilities of the i.mx31. Identify the features of the. Describe MPEG-4 video encoding. Describe the role of H.264 decoding during video playback. Content 15 pages 2 questions Learning Time 25 minutes Module Introduction The intent of this module is to introduce you to the multimedia features and functions of the i.mx31. You will learn about the Imagination PowerVR MBX-Lite hardware core, which provides high performance 3D graphics rendering for less power and bandwidth than many traditionally architected accelerators. You will also learn about video processing, video encoding, and video decoding. It should be noted that the i.mx31l does not have 2D/3D graphics acceleration; otherwise, unless specifically mentioned, all information in this module applies to both the i.mx31 and the i.mx31l.
2 Key features of the MBX-Lite: Tile-based renderer PowerVR MBX-Lite Allows lower bandwidth to system memory vs. traditional architectures Allows high precision color and depth operations PowerVR Texture Compression (PVR-TC) 3D performance: Up to 1 million triangles per second 118 million pixels per second Flat and Gouraud shading Perspective texturing Specular highlights Two-layer multitexturing 32-bit Z support Full tile blend buffer Alpha test Full-scene anti-aliasing Standard Features Per vertex fog 16-bit textures 32-bit textures YUV video textures Point, bilinear, trilinear and anisotropic filtering Full range of blend modes The MBX-Lite uses a tile-based rendering technique to achieve high performance while keeping power and bandwidth low. The MBX-Lite is also able to yield higher precision color and depth processing. The MBX-Lite further reduces bandwidth and memory consumption by providing PowerVR Texture Compression (PVR-TC) texture compression. This reduces the size of textures to shrink the memory footprint of textures and the overall size of applications. In addition to these attractive key features, the MBX-Lite supports up to 1 million triangles per second and 118 million pixels per second, allowing developers to create compelling 3D applications. Lastly, MBX-Lite provides a host of standard 3D features to support industry APIs and developers. Here you can see these 3D features.
3 Traditional 3D Renderer All 3D Data Tile-based Rendering System Memory Tile On-chip Low Latency Intermediate Data MBX-Lite 3D Renderer on i.mx31 Resulting Data System Memory In tile-based rendering, the system divides the 3D data into blocks that refer to rectangular regions of the display. This division allows the rendering to occur in one region at a time and utilizes much fewer resources than if the whole screen were considered at one time. In traditional 3D rendering systems, all 3D data was saved to system memory. The MBX-Lite uses a set of small on-chip buffers that replaces the large, fast buffers of the traditional 3D renderer. Due to the order of rendering, only the resulting rendered scene is written out to system memory, and the on-chip memory absorbs the intermediate accesses. In addition, the deferred aspect of a tile-based approach allows the renderer to only read texture data that the end scene requires from the system memory. For the i.mx31 unified memory architecture, this results in lower system bandwidth usage and less power drain. The increased bandwidth and lower latency of the on-chip buffers allows the system to afford higher precision calculations than those available in traditional architectures. This results in more accurate color values and fewer depth-based artifacts.
4 Scene Management Graphics Partitioning Lighting ARM11 VFP Geometry Processing Rasterization MBX-Lite To render a 3D image, the data must pass through a set of standard stages of processing. Let s look at the hardware and software partitioning of these stages. The ARM1136 is partitioned to handle the scene management, lighting, and geometry processing stages in software. These stages are accelerated by the vector floating point (VFP) unit on the processor. This eliminates the need to do costly floating point conversions and emulation. The MBX-Lite 3D acceleration hardware handles the rasterization portion of the pipeline, which is traditionally the most bandwidth-intensive portion. This stage handles the interpolation of triangles, blending of colors, and occlusion checking. In addition, the tile partitioning is executed as a pre-processing step in hardware just prior to rasterization. Lastly, the handles the final compositing and display of the resulting 3D rendered image.
5 OpenGL ES Low level graphics API Open standard developed by the Khronos Group Available for non- Microsoft platforms for i.mx31 Graphics Software APIs Direct3D Mobile Low level graphics API Microsoft mobile 3D API Available only for WinCE 5.0 devices M3G / JSR184 High level (scenegraph) based Java API Available for i.mx31 JVM Depending on the platform, the i.mx31 provides one of three application programmer interfaces for accessing the capabilities on the MBX-Lite. OpenGL ES provides a low-level hardware abstraction API for native programming on most operating systems. Based on a subset of the desktop OpenGL, this API is an open, royalty-free standard developed by the Khronos Group. Direct3D Mobile is also a low-level API for 3D graphics accelerators. Similar to Direct3D, version 8 for personal computers, Direct3D Mobile provides a comprehensive interface to 3D hardware for WinCE based platforms. For Java-based platforms, M3G provides a higher level scene-graph interface for 3D accelerators. While commonly criticized for its floating-point usage, M3G excels on the i.mx31 due to the integrated VFP unit.
6 Which of the following statements about the tile-based rendering scheme of the MBX-Lite are true? Click all that apply, and then click Done. a. Tile-based rendering allows lower system bandwidth. b. Tile-based rendering allows better scene management. c. Tile-based rendering allows higher texture compression. d. Tile-based rendering allows higher precision color operations. Done Question Here is a question to check your understanding of the MBX-Lite. Correct. Tile-based rendering allows lower system bandwidth and higher precision color operations.
7 Multimedia Capabilities 16 Megapixels Resolution In Still Picture Capture Up to 60 Hours of MP3 Playback 128 Kbps 6 Hours (3 Full Movies) of MPEG-4 Decoding and Playback VGA 30 fps 2 s 2 Sensors TV Encoder Stereo Stereo DAC DAC WLAN WLAN ARM11 ARM11 18bits USB HS VFP VFP i.mx31 Base Base Band Band MPEG-4 MPEG-4 MMC/ SDIO MS Pro ATA HDD Up to 480 Mbps Synchronization Speed MMC card, Flash Card SDIO, MS Pro HDD Up to 10 Hours of Real-Time Video Capture & Encoding VGA 30 fps Up to 37 Hours of Viewfinder Operation The i.mx31 processor is optimized to support a variety of image and video applications. It offers power-efficient image and video processing, pre- and post-processing in hardware, simultaneous MPEG-4 Simple Profile (SP) video encoding and decoding, real-time video decode in advanced formats, and image capture of up to 30 megapixels per second. The video implementation in the i.mx31 processor is the result of a smart trade-off between performance and flexibility. With a VFP co-processor and L2 cache, the i.mx31 is designed for any wireless device running computationally-intensive multimedia applications such as digital video broadcast and videoconferencing. The i.mx31 has many multimedia highlights, including up to 60 hours of MP3 playback at 128 Kbps. It provides versatile connectivity to a variety of image sensors and display devices as well as many peripherals and expansion ports for devices such as MultiMedia Card, Flash cards, the SDIOs, Memory Stick PRO, and HDDs. The synchronization speed is up to 480 Mbps. Image capture in the i.mx31 can reach up to 30 megapixels per second, supporting VGA at 30+ fps in real time, 3 megapixels at 10 fps, and 16 megapixels for still picture capture. The synchronization speed is up to 480 Mbps. Image and video processing is very power efficient in the i.mx31. In particular, pre- and post-processing is performed fully in hardware, and the viewfinder, with up to 37 hours of operation, does not involve the ARM CPU. The i.mx31 supports simultaneous MPEG-4 SP Video Encoding and Decoding with up to VGA at 30 fps and 3 Mbits per second. Encoding is accelerated in hardware (approximately 1300 MHz of equivalent ARM11 performance), and decoding is performed in software. Pre- and post-processing is performed fully in hardware, adding considerable processing power to the system (approximately 1200 MHz of equivalent ARM11 performance). Pre- and post-processing includes functions such as resizing, inversion, rotation, de-blocking, de-ringing, blending, and color space conversion. i.mx31 supports six hours of real-time video decoding and playback with VGA at 30 fps. Other features of MPEG-4 video decoding include hardware-accelerated Post-Filtering for MPEG-4 and hardware-accelerated In-Loop De-Blocking for H.264. The i.mx31 supports real-time video decode in the following advanced formats: MPEG-4 Simple Profile (SP), H.264, Windows Media Video (WMV), RealVideo (RV), MPEG2, and DiVX.Video conference calling is supported on the i.mx31 with up to VGA at 30 fps and 1 Mbps.
8 Performed by: Camera (Image Signal Processing) (or ARM11 SW) in i.mx31 MPEG-4 Encoder in i.mx31 ARM11 SW Video Processing Bayer Format Conversion YUV Quality Enhancement Image Conversion Compression Combining with Audio Image Sensor MPEG-4 Encoder Viewfinder Window Memory Communication Network RGB Image Conversion Post Filtering YUV Decompression Separation from Audio Let s examine the video processing chain and its implementation. Images are captured by a camera and input directly to the Image Processing Unit () via the sensor interface. The performs some very processing-intensive image manipulations, adding considerable processing power to the system: approximately 1200 MHz of equivalent ARM11 performance. The includes all the functionality required for image processing and display management. It allows a camera preview function to be performed fully in hardware, allowing the CPU to be powered down in this stage. It performs post filtering for MPEG-4, including de-blocking and de-ringing, and it also performs in-loop de-blocking for H.264 as specified in this standard. Video and graphics can be combined, and transparency specified by a key color, global alpha value, or per-pixel alpha values interleaved with the pixel components. With regards to image conversion, it provides a fully flexible resizing ratio essentially between any two resolutions. Pixel format conversion features include fully flexible conversion coefficients, color space, and color adjustments. Other functions include filtering, 90, 180, and 270 degree rotation, and horizontal/vertical inversion. The pre-processor is part of the, and it resizes the data and performs color space conversion. The pre-processor can send data to a small viewfinder display, which provides visual feedback to the user to ensure that the desired data is being captured. The pre-processor then sends data to the MPEG-4 encoder, which performs data compression according to the MPEG-4 video standard. The encoded data can be stored to file or sent to a communication network for later retrieval and playback. Later, when the user wants to view the recorded video, the encoded data is retrieved and passed through the MPEG-4 decoder, which decompresses the data. The decompressed data is then sent to the post-processing module for quality enhancement, image resizing, and color space conversion. The data is then viewable on a display such as an LCD or TV monitor.
9 Video Processing Pre/Post processing: Performed fully in hardware Includes resizing, rotation and inversion, color conversion, de-blocking, de-ringing, and blending with graphics Encoding: MPEG-4 SP (fully HW accelerated) High performance; up to 30 fps; image quality not compromised Very power efficient CPU is totally free to perform other tasks Sufficient for most purposes: MPEG-4 SP is used for video conferencing MPEG-4 SP is supported by most video players Other standards are left to SW Decoding: Post-filtering (de-blocking and de-ringing) is HW accelerated, providing significant acceleration. For H.264, the most processing-intensive standard, the de-blocking filter is HW accelerated. Other standards are implemented in software, enabling full flexibility to support a variety of algorithms and future extensions. This is enabled by the powerful ARM11 MCU and multilevel cache system. The i.mx31 has built in pre- and post- processing in hardware that includes all the functionality required for image processing and display management, including de-block, de-ring, color space conversion, independent horizontal and vertical resizing, blending of graphics and video planes, and rotation in parallel to video decoding. For video encoding, MPEG-4 SP and the H.263 baseline formats are fully hardware accelerated, supporting resolutions up to VGA at 30 fps. This achieves a high degree of power efficiency and frees the CPU to perform other tasks. It is sufficient for most purposes, as video conferencing and most video players support MPEG-4 SP. Software performs the encoding for other video standards. Based on a mixture of software and hardware, this implementation provides the greatest flexibility to support a variety of algorithms and future extensions. The advanced ARM11 instruction set and multilevel cache system optimizes software. For MPEG-4, hardware accelerates the post-filtering (deblocking and deringing), which results in a 75 percent load reduction on the ARM11 core. For H.264 baseline format the most processing-intensive format hardware also performs the deblocking filter, which provides a 30 percent acceleration improvement. The software does implement other standards, which enables full flexibility to support a variety of algorithms and future extensions. The powerful ARM11 processor (including its multi-level cache system) provides the flexibility to decode at a high rate any currently relevant formats (up to HVGA at 30 fps), as well as possible future extensions.
10 Graphics Accelerator Camera s TV Encoder s i.mx31 CPU Complex ARM11 CPU MPEG-4 Encoder EMI Memory As you saw earlier, the is at the heart of the video processing chain. It offers an integrative approach, including all functionalities required for image processing and display management. The supports connectivity to a wide range of external devices including cameras, displays, graphics accelerators, and TV encoders and decoders. To support all these devices, the has a synchronous interface and an asynchronous interface. The synchronous interface is for transfer of display data in synchronization with the screen refresh cycle. This interface is for memory-less displays and TV encoders, and it also transfers video to smart displays that have a video port. The asynchronous interface is for random read/write access to the memory and registers of smart displays and graphics accelerators. The data bus is 18 bits wide (or less), and it can transfer pixels of up to 24-bit color depth. The interface with cameras and TV decoders is much more systematic than the interface with displays and requires much less flexibility. The interface receives one data sample per bus cycle, with 8 to 16 bits per sample. There is one exception, a nibble mode, in which 8-bit samples are received through a 4-bit bus, each during two cycles. Synchronization signals (Vsync, Hsync) are either embedded in the data stream, following the BT.656 protocol, or transferred through dedicated pins. The main pixel formats are YUV (4:4:4 or 4:2:2) and RGB. Any other format, such as Bayer or JPEG, can be received as generic data, which is transferred without modification, to the system memory.
11 Interface to: smart image sensors raw image sensors camera flash support Deblocking and deringing Resizing Color conversion Combining with graphics Inversion and rotation Interface to: a smart/memory-less display a TV encoder a graphics accelerator Sensor Port Video Processing Port Synchronization & Control AHB Master Port AHB Slave Port IP Port System Memory ARM11 The is equipped with powerful control and synchronization capabilities to perform its tasks with minimal involvement of the ARM CPU. The integrated DMA controller (with two AHB master ports) allows autonomous access to system memory. An integrated display controller performs screen refresh of memory-less displays.a page-flip double buffering mechanism synchronizes read and write accesses to the system memory to avoid tearing. The also offers internal synchronization. Here you can see the layout of the. The sensor port provides interface to smart image sensors, raw image sensors, and camera flash support. Video processing provides deblocking and deringing, resizing, color conversion, combining with graphics, and inversion and rotation. The display port provides interface to a smart/memory-less display, a TV encoder, and a graphics accelerator. With the ARM platform powered down, the performs the following activities completely autonomously: screen refresh of a memory-less display, periodic update of the display buffer in a smart display, and display of a viewfinder window. When the system is idle, the user may want to display on the screen a changing image such as an animation or a running message. In i.mx31, this can be performed automatically. The CPU stores in system memory all the data to be displayed, and the performs the periodic display update without further CPU intervention. Integration, combined with internal synchronization, avoids unnecessary access to system memory, so it reduces the load on the memory bus and power consumption. In particular, input from a smart sensor (in YUV or RGB pixel formats) can be processed on the fly before being stored in system memory, and output to a smart display can be processed on the fly while being read from system memory. In some cases, input from a sensor can be sent directly to a display without passing through system memory at all. The integrative approach enables efficient hardware design in which the hardware is reused whenever possible for different applications. For example, the DMA controller is used for video capture, image processing and data transfer to display. In addition, the image conversion hardware is used both for captured video (from camera) and for video playback (from memory).
12 A B C Question Label the components in the diagram below to show that you recognize the function of each. Drag the letters from the left to the corresponding positions on the right. Click Done when you are finished. Interface to smart image sensors, raw image sensors, camera flash support Autonomous access to system memory Interface to a smart/memory-less display, a TV encoder, a graphics accelerator Sensor Port Video Processing Port Let s review the functions of the components of the. Correct. Synchronization & Control A C AHB Master Port AHB Slave Port IP Port The sensor port is the interface to smart image sensors, raw image sensors, and camera flash support. The two AHB Master Ports are for autonomous access to system memory, and the display port is the interface to a smart/memory-less display, a TV encoder, and a graphics accelerator. B
13 ARM Processing: MPEG-4 stream forming Encoder Processing: Motion estimation, DCT & quantization Inverse quantization, IDCT & motion compensation Scan, run-length coding & Huffman coding Rate control Processing: For compression: de-interleaving For display (viewfinder): color conversion, combining with graphics For both (independently): resizing, inversion, rotation MPEG-4 Encoding in Hardware Camera i.mx31 ARM11 CPU MPEG-4 Encoder EMI Memory MPEG-4 Stream VLC-Encoded Frame Reference Frame Buffer Video Input Double Buffer Graphics Overlay Double Buffer Here you can see how data flows for video capturing using MPEG-4 encoding. processing takes care of de-interleaving for compression; color conversion and combining with graphics for display (viewfinder); and resizing, inversion, and rotation for both compression and display (independently). Next, the encoder processes motion estimation, discrete cosine transform (DCT) and quantization, inverse quantization, inverse DCT (IDCT) and motion compensation, scan, run-length coding and Huffman coding, and rate control. Finally, the ARM takes care of MPEG-4 stream forming. The video encoding hardware accelerator of the i.mx31 processor supports MPEG-4 SP (all levels) and H.263 baseline and enables pixel rates up to VGA at 30 fps and compressed bit rate up to 4 Mbps. This adds up to 1300 MHz of equivalent ARM11 performance. Two methods can detect that the encoding of one frame is finished: either poll the register 1 or catch the interrupt signal (IP Indigo IF). The VGA MPEG-4 encoder in the i.mx31 has motion estimation capabilities with a motion vector length up to 32 pixels. VGA MPEG-4 encoding also includes error resilience tools as defined in the MPEG-4 standard. Additional features of the VGA MPEG-4 encoder include pre-processing for picture smoothing using a low-pass filter and camera movement stabilization, both of which are patented technologies.
14 ARM Processing: Decoding except in-loop deblocking Processing: In-loop de-blocking, resizing, color conversion, combining with graphics, Inversion, rotation Video Playback: H.264 i.mx ARM11 CPU For in-loop deblocking For post-processing EMI Memory H.264 Stream Reference Frame Buffer Video Output Double Buffer Graphics Overlay Double Buffer Here you can see the data flow of video playback using H.264 decoding. ARM processing takes care of decoding except in-loop deblocking. processing takes care of in-loop de-blocking, resizing, color conversion, combining with graphics, inversion, and rotation.
15 Module Summary Imagination PowerVR MBX-Lite High performance 3D graphics Less power and bandwidth than traditional architectures Three graphic software APIs: OpenGL ES Direct3D Mobile M3G/JSR184 i.mx31 processor multimedia capabilities Power-efficient image and video processing Simultaneous MPEG-4 SP video encoding and decoding Real-time video decode in advanced formats Image capture of up to 30 megapixels per second In this module, you learned about the features and functions of the of the Imagination PowerVR MBX-Lite hardware core, which provides high performance 3D graphics for less power and bandwidth than many traditionally architected accelerators. You also learned about the three graphic software APIs: OpenGL ES, Direct3D Mobile, and M3G/JSR184. Next you examined the multimedia capabilities of the i.mx31 processor, which include powerefficient image and video processing, simultaneous MPEG-4 SP video encoding and decoding, real-time video decode in advanced formats, and image capture of up to 30 megapixels per second. Finally, you learned about the features of the.
Hot Chips Bringing Workstation Graphics Performance to a Desktop Near You. S3 Incorporated August 18-20, 1996
Hot Chips 1996 Bringing Workstation Graphics Performance to a Desktop Near You S3 Incorporated August 18-20, 1996 Agenda ViRGE/VX Marketing Slide! Overview of ViRGE/VX accelerator features 3D rendering
More information0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV
0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV Rajeev Jayavant Cyrix Corporation A National Semiconductor Company 8/18/98 1 0;L$UFKLWHFWXUDO)HDWXUHV ¾ Next-generation Cayenne Core Dual-issue pipelined
More informationHotChips An innovative HD video and digital image processor for low-cost digital entertainment products. Deepu Talla.
HotChips 2007 An innovative HD video and digital image processor for low-cost digital entertainment products Deepu Talla Texas Instruments 1 Salient features of the SoC HD video encode and decode using
More informationOptimizing Games for ATI s IMAGEON Aaftab Munshi. 3D Architect ATI Research
Optimizing Games for ATI s IMAGEON 2300 Aaftab Munshi 3D Architect ATI Research A A 3D hardware solution enables publishers to extend brands to mobile devices while remaining close to original vision of
More informationWindowing System on a 3D Pipeline. February 2005
Windowing System on a 3D Pipeline February 2005 Agenda 1.Overview of the 3D pipeline 2.NVIDIA software overview 3.Strengths and challenges with using the 3D pipeline GeForce 6800 220M Transistors April
More informationBuilding scalable 3D applications. Ville Miettinen Hybrid Graphics
Building scalable 3D applications Ville Miettinen Hybrid Graphics What s going to happen... (1/2) Mass market: 3D apps will become a huge success on low-end and mid-tier cell phones Retro-gaming New game
More informationChapter 11.3 MPEG-2. MPEG-2: For higher quality video at a bit-rate of more than 4 Mbps Defined seven profiles aimed at different applications:
Chapter 11.3 MPEG-2 MPEG-2: For higher quality video at a bit-rate of more than 4 Mbps Defined seven profiles aimed at different applications: Simple, Main, SNR scalable, Spatially scalable, High, 4:2:2,
More informationWhiz-Bang Graphics and Media Performance for Java Platform, Micro Edition (JavaME)
Whiz-Bang Graphics and Media Performance for Java Platform, Micro Edition (JavaME) Pavel Petroshenko, Sun Microsystems, Inc. Ashmi Bhanushali, NVIDIA Corporation Jerry Evans, Sun Microsystems, Inc. Nandini
More informationPOWERVR MBX. Technology Overview
POWERVR MBX Technology Overview Copyright 2009, Imagination Technologies Ltd. All Rights Reserved. This publication contains proprietary information which is subject to change without notice and is supplied
More informationIntroduction to Video Compression
Insight, Analysis, and Advice on Signal Processing Technology Introduction to Video Compression Jeff Bier Berkeley Design Technology, Inc. info@bdti.com http://www.bdti.com Outline Motivation and scope
More informationMultimedia Decoder Using the Nios II Processor
Multimedia Decoder Using the Nios II Processor Third Prize Multimedia Decoder Using the Nios II Processor Institution: Participants: Instructor: Indian Institute of Science Mythri Alle, Naresh K. V., Svatantra
More informationBringing it all together: The challenge in delivering a complete graphics system architecture. Chris Porthouse
Bringing it all together: The challenge in delivering a complete graphics system architecture Chris Porthouse System Integration & the role of standards Content Ecosystem Java Execution Environment Native
More informationOptimizing and Profiling Unity Games for Mobile Platforms. Angelo Theodorou Senior Software Engineer, MPG Gamelab 2014, 25 th -27 th June
Optimizing and Profiling Unity Games for Mobile Platforms Angelo Theodorou Senior Software Engineer, MPG Gamelab 2014, 25 th -27 th June 1 Agenda Introduction ARM and the presenter Preliminary knowledge
More informationPOWERVR MBX & SGX OpenVG Support and Resources
POWERVR MBX & SGX OpenVG Support and Resources Kristof Beets 3 rd Party Relations Manager - Imagination Technologies kristof.beets@imgtec.com Copyright Khronos Group, 2006 - Page 1 Copyright Khronos Group,
More informationAT-501 Cortex-A5 System On Module Product Brief
AT-501 Cortex-A5 System On Module Product Brief 1. Scope The following document provides a brief description of the AT-501 System on Module (SOM) its features and ordering options. For more details please
More informationTKT-2431 SoC design. Introduction to exercises. SoC design / September 10
TKT-2431 SoC design Introduction to exercises Assistants: Exercises and the project work Juha Arvio juha.arvio@tut.fi, Otto Esko otto.esko@tut.fi In the project work, a simplified H.263 video encoder is
More informationFalanx Microsystems. Company Overview
Image Quality no compromise Company Falanx Overview Microsystems Company Overview Design and license silicon graphics IP cores targeted at mobile phones and system-on-chip Core Competencies Computer Graphics
More informationPowerVR Hardware. Architecture Overview for Developers
Public Imagination Technologies PowerVR Hardware Public. This publication contains proprietary information which is subject to change without notice and is supplied 'as is' without warranty of any kind.
More informationArchitectures. Michael Doggett Department of Computer Science Lund University 2009 Tomas Akenine-Möller and Michael Doggett 1
Architectures Michael Doggett Department of Computer Science Lund University 2009 Tomas Akenine-Möller and Michael Doggett 1 Overview of today s lecture The idea is to cover some of the existing graphics
More informationSpring 2009 Prof. Hyesoon Kim
Spring 2009 Prof. Hyesoon Kim Application Geometry Rasterizer CPU Each stage cane be also pipelined The slowest of the pipeline stage determines the rendering speed. Frames per second (fps) Executes on
More information1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 1 Structure of a Graphics Adapter Video Memory Graphics
More informationComing to a Pixel Near You: Mobile 3D Graphics on the GoForce WMP. Chris Wynn NVIDIA Corporation
Coming to a Pixel Near You: Mobile 3D Graphics on the GoForce WMP Chris Wynn NVIDIA Corporation What is GoForce 3D? Licensable 3D Core for Mobile Devices Discrete Solutions: GoForce 3D 4500/4800 OpenGL
More informationMattan Erez. The University of Texas at Austin
EE382V: Principles in Computer Architecture Parallelism and Locality Fall 2008 Lecture 10 The Graphics Processing Unit Mattan Erez The University of Texas at Austin Outline What is a GPU? Why should we
More informationUsing OpenGL Applications on the i.mx31 ADS Board
Freescale Semiconductor Document Number: AN3723 Application Note Rev. 1.0, 04/2008 Using OpenGL Applications on the i.mx31 ADS Board by Fabio Estevam This application note shows the procedures for running
More informationProgramming Graphics Hardware
Tutorial 5 Programming Graphics Hardware Randy Fernando, Mark Harris, Matthias Wloka, Cyril Zeller Overview of the Tutorial: Morning 8:30 9:30 10:15 10:45 Introduction to the Hardware Graphics Pipeline
More informationImage and video processing
Image and video processing Digital video Dr. Pengwei Hao Agenda Digital video Video compression Video formats and codecs MPEG Other codecs Web video - 2 - Digital Video Until the arrival of the Pentium
More informationHardware Accelerated Graphics for High Performance JavaFX Mobile Applications
Hardware Accelerated Graphics for High Performance JavaFX Mobile Applications Pavel Petroshenko, Sun Microsystems Jan Valenta, Sun Microsystems Jerry Evans, Sun Microsystems Goal of this Session Demonstrate
More informationVISUALIZE Workstation Graphics for Windows NT. By Ken Severson HP Workstation System Lab
VISUALIZE Workstation Graphics for Windows NT By Ken Severson HP Workstation System Lab BACKGROUND HP set the standard for performance and functionality for the Microsoft Windows NT-based technical workstations
More informationProduct Technical Brief S3C2416 May 2008
Product Technical Brief S3C2416 May 2008 Overview SAMSUNG's S3C2416 is a 32/16-bit RISC cost-effective, low power, high performance micro-processor solution for general applications including the GPS Navigation
More informationOutline Introduction MPEG-2 MPEG-4. Video Compression. Introduction to MPEG. Prof. Pratikgiri Goswami
to MPEG Prof. Pratikgiri Goswami Electronics & Communication Department, Shree Swami Atmanand Saraswati Institute of Technology, Surat. Outline of Topics 1 2 Coding 3 Video Object Representation Outline
More informationVideo Compression An Introduction
Video Compression An Introduction The increasing demand to incorporate video data into telecommunications services, the corporate environment, the entertainment industry, and even at home has made digital
More informationVideo Compression MPEG-4. Market s requirements for Video compression standard
Video Compression MPEG-4 Catania 10/04/2008 Arcangelo Bruna Market s requirements for Video compression standard Application s dependent Set Top Boxes (High bit rate) Digital Still Cameras (High / mid
More informationMobile Performance Tools and GPU Performance Tuning. Lars M. Bishop, NVIDIA Handheld DevTech Jason Allen, NVIDIA Handheld DevTools
Mobile Performance Tools and GPU Performance Tuning Lars M. Bishop, NVIDIA Handheld DevTech Jason Allen, NVIDIA Handheld DevTools NVIDIA GoForce5500 Overview World-class 3D HW Geometry pipeline 16/32bpp
More informationPowerVR Series5. Architecture Guide for Developers
Public Imagination Technologies PowerVR Series5 Public. This publication contains proprietary information which is subject to change without notice and is supplied 'as is' without warranty of any kind.
More informationGeForce4. John Montrym Henry Moreton
GeForce4 John Montrym Henry Moreton 1 Architectural Drivers Programmability Parallelism Memory bandwidth 2 Recent History: GeForce 1&2 First integrated geometry engine & 4 pixels/clk Fixed-function transform,
More informationSpring 2011 Prof. Hyesoon Kim
Spring 2011 Prof. Hyesoon Kim Application Geometry Rasterizer CPU Each stage cane be also pipelined The slowest of the pipeline stage determines the rendering speed. Frames per second (fps) Executes on
More informationLecture 6: Texturing Part II: Texture Compression and GPU Latency Hiding Mechanisms. Visual Computing Systems CMU , Fall 2014
Lecture 6: Texturing Part II: Texture Compression and GPU Latency Hiding Mechanisms Visual Computing Systems Review: mechanisms to reduce aliasing in the graphics pipeline When sampling visibility?! -
More informationReal-Time Rendering (Echtzeitgraphik) Michael Wimmer
Real-Time Rendering (Echtzeitgraphik) Michael Wimmer wimmer@cg.tuwien.ac.at Walking down the graphics pipeline Application Geometry Rasterizer What for? Understanding the rendering pipeline is the key
More informationCourse Recap + 3D Graphics on Mobile GPUs
Lecture 18: Course Recap + 3D Graphics on Mobile GPUs Interactive Computer Graphics Q. What is a big concern in mobile computing? A. Power Two reasons to save power Run at higher performance for a fixed
More informationARM Multimedia IP: working together to drive down system power and bandwidth
ARM Multimedia IP: working together to drive down system power and bandwidth Speaker: Robert Kong ARM China FAE Author: Sean Ellis ARM Architect 1 Agenda System power overview Bandwidth, bandwidth, bandwidth!
More informationAdvanced Video Coding: The new H.264 video compression standard
Advanced Video Coding: The new H.264 video compression standard August 2003 1. Introduction Video compression ( video coding ), the process of compressing moving images to save storage space and transmission
More informationMattan Erez. The University of Texas at Austin
EE382V (17325): Principles in Computer Architecture Parallelism and Locality Fall 2007 Lecture 11 The Graphics Processing Unit Mattan Erez The University of Texas at Austin Outline What is a GPU? Why should
More informationCompleting the Multimedia Architecture
Copyright Khronos Group, 2011 - Page 1 Completing the Multimedia Architecture Erik Noreke Chair of OpenSL ES Working Group Chair of OpenMAX AL Working Group Copyright Khronos Group, 2011 - Page 2 Today
More informationAbout MPEG Compression. More About Long-GOP Video
About MPEG Compression HD video requires significantly more data than SD video. A single HD video frame can require up to six times more data than an SD frame. To record such large images with such a low
More informationIVC-8371P. 4 Channel Hardware Codec MPEG-4 Video/Audio Capture Card
IVC-8371P 4 Channel Hardware Codec MPEG-4 Video/Audio Capture Card IVC-8371 IVC-8371P 4 Channel Hardware Codec MPEG-4 4 Video/Audio Capture Card 180.91mm 119.91mm 106.68mm 106.68mm The only difference
More informationEmerging Architectures for HD Video Transcoding. Jeremiah Golston CTO, Digital Entertainment Products Texas Instruments
Emerging Architectures for HD Video Transcoding Jeremiah Golston CTO, Digital Entertainment Products Texas Instruments Overview The Need for Transcoding System Challenges Transcoding Approaches and Issues
More information2D/3D Graphics Accelerator for Mobile Multimedia Applications. Ramchan Woo, Sohn, Seong-Jun Song, Young-Don
RAMP-IV: A Low-Power and High-Performance 2D/3D Graphics Accelerator for Mobile Multimedia Applications Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun Song, Young-Don Bae,, and Hoi-Jun Yoo oratory Dept. of EECS,
More informationMobile HW and Bandwidth
Your logo on white Mobile HW and Bandwidth Andrew Gruber Qualcomm Technologies, Inc. Agenda and Goals Describe the Power and Bandwidth challenges facing Mobile Graphics Describe some of the Power Saving
More informationVIDEO COMPRESSION STANDARDS
VIDEO COMPRESSION STANDARDS Family of standards: the evolution of the coding model state of the art (and implementation technology support): H.261: videoconference x64 (1988) MPEG-1: CD storage (up to
More informationDesign and Optimization of Geometry Acceleration for Portable 3D Graphics
M.S. Thesis Design and Optimization of Geometry Acceleration for Portable 3D Graphics Ju-ho Sohn 2002.12.20 oratory Department of Electrical Engineering and Computer Science Korea Advanced Institute of
More informationPipeline Operations. CS 4620 Lecture Steve Marschner. Cornell CS4620 Spring 2018 Lecture 11
Pipeline Operations CS 4620 Lecture 11 1 Pipeline you are here APPLICATION COMMAND STREAM 3D transformations; shading VERTEX PROCESSING TRANSFORMED GEOMETRY conversion of primitives to pixels RASTERIZATION
More informationCHAPTER 1 Graphics Systems and Models 3
?????? 1 CHAPTER 1 Graphics Systems and Models 3 1.1 Applications of Computer Graphics 4 1.1.1 Display of Information............. 4 1.1.2 Design.................... 5 1.1.3 Simulation and Animation...........
More informationThe Power and Bandwidth Advantage of an H.264 IP Core with 8-16:1 Compressed Reference Frame Store
The Power and Bandwidth Advantage of an H.264 IP Core with 8-16:1 Compressed Reference Frame Store Building a new class of H.264 devices without external DRAM Power is an increasingly important consideration
More informationCannon Mountain Dr Longmont, CO LS6410 Hardware Design Perspective
LS6410 Hardware Design Perspective 1. S3C6410 Introduction The S3C6410X is a 16/32-bit RISC microprocessor, which is designed to provide a cost-effective, lowpower capabilities, high performance Application
More informationCS427 Multicore Architecture and Parallel Computing
CS427 Multicore Architecture and Parallel Computing Lecture 6 GPU Architecture Li Jiang 2014/10/9 1 GPU Scaling A quiet revolution and potential build-up Calculation: 936 GFLOPS vs. 102 GFLOPS Memory Bandwidth:
More informationVideo Conference Equipment High Performance Video Terminal Solution
AP-VC200N Video Conference Equipment High Performance Video Terminal Solution Preliminary Product Overview HD Camera Sensor IrDA RemoCon Sensor www.addpac.com AddPac Technology Sales and Marketing Contents
More informationPVRTC & Texture Compression. User Guide
Public Imagination Technologies PVRTC & Texture Compression Public. This publication contains proprietary information which is subject to change without notice and is supplied 'as is' without warranty
More informationEvolution of GPUs Chris Seitz
Evolution of GPUs Chris Seitz Overview Concepts: Real-time rendering Hardware graphics pipeline Evolution of the PC hardware graphics pipeline: 1995-1998: Texture mapping and z-buffer 1998: Multitexturing
More informationMultimedia in Every Mobile. Peter Chiang Nov, 04
Multimedia in Every Mobile Peter Chiang Nov, 04 A statement about the launching of SMedia Color mobile-phone occupy over 60% mobile-phone market in 2004 Camera phone occupy over 50% of color mobile-phone
More informationModule 13C: Using The 3D Graphics APIs OpenGL ES
Module 13C: Using The 3D Graphics APIs OpenGL ES BREW TM Developer Training Module Objectives See the steps involved in 3D rendering View the 3D graphics capabilities 2 1 3D Overview The 3D graphics library
More informationEmerging Architectures for HD Video Transcoding. Leon Adams Worldwide Manager Catalog DSP Marketing Texas Instruments
Emerging Architectures for HD Video Transcoding Leon Adams Worldwide Manager Catalog DSP Marketing Texas Instruments Overview The Need for Transcoding System Challenges Transcoding Approaches and Issues
More informationMultimedia in Mobile Phones. Architectures and Trends Lund
Multimedia in Mobile Phones Architectures and Trends Lund 091124 Presentation Henrik Ohlsson Contact: henrik.h.ohlsson@stericsson.com Working with multimedia hardware (graphics and displays) at ST- Ericsson
More informationTexture Compression. Jacob Ström, Ericsson Research
Texture Compression Jacob Ström, Ericsson Research Overview Benefits of texture compression Differences from ordinary image compression Texture compression algorithms BTC The mother of all texture compression
More informationCS451Real-time Rendering Pipeline
1 CS451Real-time Rendering Pipeline JYH-MING LIEN DEPARTMENT OF COMPUTER SCIENCE GEORGE MASON UNIVERSITY Based on Tomas Akenine-Möller s lecture note You say that you render a 3D 2 scene, but what does
More informationPipeline Operations. CS 4620 Lecture 14
Pipeline Operations CS 4620 Lecture 14 2014 Steve Marschner 1 Pipeline you are here APPLICATION COMMAND STREAM 3D transformations; shading VERTEX PROCESSING TRANSFORMED GEOMETRY conversion of primitives
More informationImage Processing Tricks in OpenGL. Simon Green NVIDIA Corporation
Image Processing Tricks in OpenGL Simon Green NVIDIA Corporation Overview Image Processing in Games Histograms Recursive filters JPEG Discrete Cosine Transform Image Processing in Games Image processing
More informationDigital Video Processing
Video signal is basically any sequence of time varying images. In a digital video, the picture information is digitized both spatially and temporally and the resultant pixel intensities are quantized.
More information3-D Accelerator on Chip
3-D Accelerator on Chip Third Prize 3-D Accelerator on Chip Institution: Participants: Instructor: Donga & Pusan University Young-Hee Won, Jin-Sung Park, Woo-Sung Moon Sam-Hak Jin Design Introduction Recently,
More informationPRODUCT SPECIFICATION
A P P E N D I X A PRODUCT SPECIFICATION A-1 Processor Core Logic Processor and Core Logic Mobile Intel Pentium M (Banias), 1.5GHz-1.6GHz, 1 MB L2 with Error Correction Code, or Mobile Intel Pentium M (Dothan),
More informationDave Shreiner, ARM March 2009
4 th Annual Dave Shreiner, ARM March 2009 Copyright Khronos Group, 2009 - Page 1 Motivation - What s OpenGL ES, and what can it do for me? Overview - Lingo decoder - Overview of the OpenGL ES Pipeline
More informationThe VISUALIZE fx family of graphics subsystems consists of three
An Overview of the VISUALIZE fx Graphics Accelerator Hardware Three graphics accelerator products with different levels of performance are based on varying combinations of five custom integrated circuits.
More informationTKT-2431 SoC design. Introduction to exercises
TKT-2431 SoC design Introduction to exercises Assistants: Exercises Jussi Raasakka jussi.raasakka@tut.fi Otto Esko otto.esko@tut.fi In the project work, a simplified H.263 video encoder is implemented
More information3D Graphics in Future Mobile Devices. Steve Steele, ARM
3D Graphics in Future Mobile Devices Steve Steele, ARM Market Trends Mobile Computing Market Growth Volume in millions Mobile Computing Market Trends 1600 Smart Mobile Device Shipments (Smartphones and
More informationGoForce 3D: Coming to a Pixel Near You
GoForce 3D: Coming to a Pixel Near You CEDEC 2004 NVIDIA Actively Developing Handheld Solutions Exciting and Growing Market Fully Committed to developing World Class graphics products for the mobile Already
More informationGraphics Hardware and Display Devices
Graphics Hardware and Display Devices CSE328 Lectures Graphics/Visualization Hardware Many graphics/visualization algorithms can be implemented efficiently and inexpensively in hardware Facilitates interactive
More informationRendering Grass with Instancing in DirectX* 10
Rendering Grass with Instancing in DirectX* 10 By Anu Kalra Because of the geometric complexity, rendering realistic grass in real-time is difficult, especially on consumer graphics hardware. This article
More informationStreaming Media Portability
Streaming Media Portability July 2006 Copyright Khronos Group, 2006 - Page 1 Copyright Khronos Group, 2006 - Page 2 Media Portability Problem Media infrastructure portability is a multi-level industry
More information5LSE0 - Mod 10 Part 1. MPEG Motion Compensation and Video Coding. MPEG Video / Temporal Prediction (1)
1 Multimedia Video Coding & Architectures (5LSE), Module 1 MPEG-1/ Standards: Motioncompensated video coding 5LSE - Mod 1 Part 1 MPEG Motion Compensation and Video Coding Peter H.N. de With (p.h.n.de.with@tue.nl
More informationAMD E8870 4GB PCIEX16 Mini DP X4 Low profile ER24FL-SK4 GFX-AE8870L16-5J
AMD E8870 4GB PCIEX16 Mini DP X4 Low profile ER24FL-SK4 GFX-AE8870L16-5J MPN : 1A1-E000236ADP Embedded PCIe Graphics 4 x Mini DP with cable locking REV 1.0 Page 2 of 15 2016 CONTENTS 1. Specification...
More informationMPEG-4: Overview. Multimedia Naresuan University
MPEG-4: Overview Multimedia Naresuan University Sources - Chapters 1 and 2, The MPEG-4 Book, F. Pereira and T. Ebrahimi - Some slides are adapted from NTNU, Odd Inge Hillestad. MPEG-1 and MPEG-2 MPEG-1
More informationGraphics Processing Unit Architecture (GPU Arch)
Graphics Processing Unit Architecture (GPU Arch) With a focus on NVIDIA GeForce 6800 GPU 1 What is a GPU From Wikipedia : A specialized processor efficient at manipulating and displaying computer graphics
More informationBarracuda. Technical Specification. Barracuda Issue 1.0 Page 1 of 10
Barracuda Technical Specification Barracuda Issue 1.0 Page 1 of 10 Introduction The best PC based Image Generation (IG) technology currently available, Barracuda is designed for the next generation of
More informationTable 1: Example Implementation Statistics for Xilinx FPGAs
logijpge Motion JPEG Encoder January 10 th, 2018 Data Sheet Version: v1.0 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
More informationCS 130 Final. Fall 2015
CS 130 Final Fall 2015 Name Student ID Signature You may not ask any questions during the test. If you believe that there is something wrong with a question, write down what you think the question is trying
More informationSTM32 Journal. In this Issue:
Volume 1, Issue 2 In this Issue: Bringing 32-bit Performance to 8- and 16-bit Applications Developing High-Quality Audio for Consumer Electronics Applications Bringing Floating-Point Performance and Precision
More informationEffective System Design with ARM System IP
Effective System Design with ARM System IP Mentor Technical Forum 2009 Serge Poublan Product Marketing Manager ARM 1 Higher level of integration WiFi Platform OS Graphic 13 days standby Bluetooth MP3 Camera
More informationReal - Time Rendering. Pipeline optimization. Michal Červeňanský Juraj Starinský
Real - Time Rendering Pipeline optimization Michal Červeňanský Juraj Starinský Motivation Resolution 1600x1200, at 60 fps Hw power not enough Acceleration is still necessary 3.3.2010 2 Overview Application
More informationStandard Graphics Pipeline
Graphics Architecture Software implementations of rendering are slow. OpenGL on Sparc workstations. Performance can be improved using sophisticated algorithms and faster machines. Real-time large-scale
More informationAn H.264/AVC Main Profile Video Decoder Accelerator in a Multimedia SOC Platform
An H.264/AVC Main Profile Video Decoder Accelerator in a Multimedia SOC Platform Youn-Long Lin Department of Computer Science National Tsing Hua University Hsin-Chu, TAIWAN 300 ylin@cs.nthu.edu.tw 2006/08/16
More informationBluray (
Bluray (http://www.blu-ray.com/faq) MPEG-2 - enhanced for HD, also used for playback of DVDs and HDTV recordings MPEG-4 AVC - part of the MPEG-4 standard also known as H.264 (High Profile and Main Profile)
More informationThe Mobile Internet: The Potential of Handhelds to Bring Internet to the Masses. April 2008
The Mobile Internet: The Potential of Handhelds to Bring Internet to the Masses April 2008 Agenda Today s Mobile Internet Market Mobile Convergence Products Internet Browsing on a Handheld Separating Fact
More informationFundamentals of Video Compression. Video Compression
Fundamentals of Video Compression Introduction to Digital Video Basic Compression Techniques Still Image Compression Techniques - JPEG Video Compression Introduction to Digital Video Video is a stream
More informationGoogle Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks Amirali Boroumand
Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks Amirali Boroumand Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan
More informationApplications and Implementations
Copyright Khronos Group, 2010 - Page 1 Applications and Implementations Hwanyong LEE CTO and Technical Marketing Director HUONE OpenVG Royalty-free open standard API Low-level 2D vector graphics rendering
More informationScalable Multi-DM642-based MPEG-2 to H.264 Transcoder. Arvind Raman, Sriram Sethuraman Ittiam Systems (Pvt.) Ltd. Bangalore, India
Scalable Multi-DM642-based MPEG-2 to H.264 Transcoder Arvind Raman, Sriram Sethuraman Ittiam Systems (Pvt.) Ltd. Bangalore, India Outline of Presentation MPEG-2 to H.264 Transcoding Need for a multiprocessor
More informationCS GAME PROGRAMMING Question bank
CS6006 - GAME PROGRAMMING Question bank Part A Unit I 1. List the different types of coordinate systems. 2. What is ray tracing? Mention some applications of ray tracing. 3. Discuss the stages involved
More informationMultimedia on the Web
Multimedia on the Web Graphics in web pages Downloading software & media Digital photography JPEG & GIF Streaming media Macromedia Flash Graphics in web pages Graphics are very popular in web pages Graphics
More informationMatrox MXO Product Guide
Table of Contents Table of Contents MXO for Mac Overview...3 Key features...3 Video output for the latest MacBook Pros and imacs...4 Ideal for native digital workflows...4 Inexpensive HD monitoring on
More informationLaboratoire d'informatique, de Robotique et de Microélectronique de Montpellier Montpellier Cedex 5 France
Video Compression Zafar Javed SHAHID, Marc CHAUMONT and William PUECH Laboratoire LIRMM VOODDO project Laboratoire d'informatique, de Robotique et de Microélectronique de Montpellier LIRMM UMR 5506 Université
More informationVideo coding. Concepts and notations.
TSBK06 video coding p.1/47 Video coding Concepts and notations. A video signal consists of a time sequence of images. Typical frame rates are 24, 25, 30, 50 and 60 images per seconds. Each image is either
More information