Processors. Nils Jansen and Kasper Brink. (based on slides from Jeroen Keiren, Marc Seutter and David N. Jansen)

Transcription

1 Processors Nils Jansen and Kasper Brink (based on slides from Jeroen Keiren, Marc Seutter and David N. Jansen)

2 Student Assistants Jordi Riemens Jasper Haasdijk Niek Janssen Gijs Hendriksen 2

3 Lecturers Kasper Brink Nils Jansen 3

4 Nils Jansen Aachen, Germany Austin, Texas Research: Formal Verification, Machine Learning, Robotics Hobbies: Reading, Eating, Bars, Trumpet, Guitar 4

5 Lecture and Werkcollege Lecture on Tuesday at 13:45 Lecture highlights important contents Read the material in the book Werkcollege on Wednesday at 08:45 Starts on Discussion of homework and additional exercises 5

6 Weekly Homework At we will upload all important content such as lecture slides and homework. Weekly homework needs to be handed in each Friday at 6pm, either electronically or on paper, depending on the preferences of the student assistant. Needs to be submitted in groups of two! 6

7 Practical Assignment The practical assignment (practicum) will be announced and uploaded in a few weeks. Task: Design your own CPU based on a partial description that is given to you Graphical simulation tool Hades: webdemos/index.html Needs to be submitted in groups of two! 7

8 Evaluation The grade is the (lower) rounded average of the grade for the practical assignment and the written exam with the following additional conditions: you cannot pass with one grade < 5 you can get a bonus point from the weekly assignments, if you have no more than two insufficient grades there 8

9 Bonus for Weekly Assignments There are 6 assignments If you get at least 4 sufficient marks for the assignments, you will get a bonus of one point that will be added to the lower of your two partial grades. 9

10 Consequences of Fraud (Cheating) no grade for the respective assignment or exam no resit in the same academic year registration in the dossier and no cum laude in the diploma small and identifiable fraud: new or additional assignment serious fraud: exclusion from university possible! 10

11 Problem Solutions too little time to finish the processor 11

12 Problem Solutions too little time to finish the processor sign up for resit 11

13 Problem Solutions too little time to finish the processor sign up for resit evaluation of partial solution 11

14 Problem Solutions too little time to finish the processor sign up for resit evaluation of partial solution always account for the sources of your solution 11

15 Problem Solutions too little time to finish the processor sign up for resit evaluation of partial solution always account for the sources of your solution cooperation is not going well 11

16 Problem Solutions too little time to finish the processor sign up for resit evaluation of partial solution always account for the sources of your solution cooperation is not going well talk with the teachers 11

17 Responsibilities Homework Reading Practical assignment Active participation in the lecture 12

18 Time Investment Lecture + werkcolleges = 28 Reading 8 1 = 8 Homework 6 1 = 6 Practical Assignment = 34 Exam = 8 Total (3 ec) 84 13

19 Goals 14

20 Goals Insights in the structure of the hardware of a computer and into the instructions of processors. 14

21 Goals Insights in the structure of the hardware of a computer and into the instructions of processors. 14

22 Goals Insights in the structure of the hardware of a computer and into the instructions of processors. You know the basic principles of computer organization. 14

23 Goals Insights in the structure of the hardware of a computer and into the instructions of processors. You know the basic principles of computer organization. You can describe the different abstraction levels of the architecture of a modern computer. 14

24 Goals Insights in the structure of the hardware of a computer and into the instructions of processors. You know the basic principles of computer organization. You can describe the different abstraction levels of the architecture of a modern computer. You can explain the relationship between a processor's organization and its instruction set. 14

25 Goals Insights in the structure of the hardware of a computer and into the instructions of processors. You know the basic principles of computer organization. You can describe the different abstraction levels of the architecture of a modern computer. You can explain the relationship between a processor's organization and its instruction set. You know some ways to improve the performance of a processor. 14

26 Goals Insights in the structure of the hardware of a computer and into the instructions of processors. You know the basic principles of computer organization. You can describe the different abstraction levels of the architecture of a modern computer. You can explain the relationship between a processor's organization and its instruction set. You know some ways to improve the performance of a processor. You have some knowledge of circuit design, processor design and assembly programming. 14

27 Overview approach: bottom up 15

28 Overview approach: bottom up computer structure (today) 15

29 Overview approach: bottom up computer structure (today) CPU structure 15

30 Overview approach: bottom up computer structure (today) CPU structure electrical signals 15

31 Overview approach: bottom up computer structure (today) CPU structure electrical signals how is code executed? instruction set architecture, machine code 15

32 Overview approach: bottom up computer structure (today) CPU structure electrical signals how is code executed? instruction set architecture, machine code assembly as simple programing language 15

33 CPU Structure: Von-Neumann-Architecture Nils Jansen and Kasper Brink

34 17

35 Machine Code vs. High-level Language Humans can t understand machine language, using high-level language directly on the computer is not efficient how to approach this gap? 17

36 Languages, Levels, and Virtual Machines translation vs. interpretation cost-efficiency vs. usability specific machine language for each machine A multilevel machine 18

37 A Six-level Computer 19

38 A Six-level Computer gates get signals 0 or 1, compute output functions (AND, OR), may form memory or even computing engine 19

39 A Six-level Computer ALU (Arithmetic Logic Unit), registers gates get signals 0 or 1, compute output functions (AND, OR), may form memory or even computing engine 19

40 A Six-level Computer controls data path between ALU and registers ALU (Arithmetic Logic Unit), registers gates get signals 0 or 1, compute output functions (AND, OR), may form memory or even computing engine 19

41 A Six-level Computer humanunderstandable machine language controls data path between ALU and registers ALU (Arithmetic Logic Unit), registers gates get signals 0 or 1, compute output functions (AND, OR), may form memory or even computing engine 19

42 Computer Generations Zeroth Generation Mechanical Computers ( ) First Generation Vacuum Tubes ( ) Second Generation Transistors ( ) Third Generation Integrated Circuits ( ) Fourth Generation Very Large Scale Integration (1980?) 20

43 Moore s Law Moore s law predicts a 60-percent annual increase in the number of transistors that can be put on a chip. The data points given in this figure are memory sizes, in bits. 21

44 Who s Idea? Idea of a stored-program computer : Konrad Zuse 1936 (Z1) Alan Turing 1936 (Turing Machine) Wikipedia John von Neumann 1945 (EDVAC), using ideas from Eckert and Mauchly reports/spring2001/fa-cb-bc-kf/ html

45 Von Neumann machine What are the main parts of a computer? 23

46 Von Neumann machine What are the main parts of a computer? control unit 23

47 Von Neumann machine What are the main parts of a computer? control unit arithmetic logic unit 23

48 Von Neumann machine What are the main parts of a computer? control unit arithmetic logic unit memory 23

49 Von Neumann machine What are the main parts of a computer? control unit arithmetic logic unit memory input and output equipment 23

50 Von Neumann-architecture Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

51 Von Neumann-architecture 4096 words, 40 bits per word, words may be instructions or (signed) integers Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

52 Von Neumann-architecture 4096 words, 40 bits per word, words may be instructions or (signed) integers CPU Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

53 Von Neumann-architecture 4096 words, 40 bits per word, words may be instructions or (signed) integers CPU Internal register Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

54 Von Neumann-architecture Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

55 Von Neumann-architecture fetch program instructions from main memory execute programs Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

56 Von Neumann-architecture fetch program instructions from main memory execute programs addition, subtraction, other simple operations needed to carry out instructions Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

57 Von Neumann-architecture fetch program instructions from main memory execute programs temporary results, control information, Program Counter (PC) points to next instruction addition, subtraction, other simple operations needed to carry out instructions Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

58 Von Neumann-architecture fetch program instructions from main memory execute programs temporary results, control information, Program Counter (PC) points to next instruction addition, subtraction, other simple operations needed to carry out instructions parallel wires, modern computers have several buses Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

59 Personal Computer Pentium 4 socket 875P Support chip Memory sockets AGP connector Disk interface Gigabit Ethernet Five PCI slots USB 2.0 ports Cooling technology BIOS This figure is a photograph of the Intel D875PBZ board. The photograph is copyrighted by the Intel Corporation, 2003 and is used by permission. Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

60 CPU Organization: ALU The data path of a typical Von Neumann machine. 27

61 CPU Organization: ALU bus The data path of a typical Von Neumann machine. 27

62 CPU Organization: ALU Data path cycle Registers feed into ALU input registers ALU performs addition, subtraction, and other simple operations Output is stored in register bus The data path of a typical Von Neumann machine. 27

63 Internal and External Buses 28

64 Organization of the 8088-CPU 29

65 Connection of a CPU ship The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins are used. Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved

66 Intel Computer Family (2) Tanenbaum, Structured Computer Organization, Fifth Edition, 2006 Pearson Education, Inc. All rights reserved The Pentium 4 chip. The photograph is copyrighted by the Intel Corporation, 2003 and is used by permission.

67 CPU Behavior program execution 1. read instruction (address: program counter) (fetch) 2. increase program counter 3. decode instruction (decode) 4. execute instruction 32

68 Summary What do we expect from you: do your homework do your practical assignment do not cheat take part in the exam actively participate in the lectures and werkcolleges Discussed today: Von-Neumann architecture Structure of CPU 33