IBM Personal Computer AT 128KB/640KB Memory Expansion Option
|
|
- Judith Wilkins
- 5 years ago
- Views:
Transcription
1 Personal Computer _.- Hardware Reference Library IBM Personal Computer AT 128KB/640KB Memory Expansion Option March 18, 1986
2 iv March 18, 1986
3 Contents Description... 1 Operating Characteristics... 2 Memory Address Switches... 2 Specifications... 3 Logic Diagrams... 4 March 18, 1986 v
4 Notes: vi March 18, 1986
5 Description The IBM PERSONAL COMPUTER AT 128KB/640KB Memory Expansion Option is a variable-size memory adapter designed to: Increase the size of base memory by 128K to allow full 640K real mode memory addressing Increase the size of expansion memory by 512K without using an additional I/O slot. The option has two banks of pluggable sockets, Bank 0 and Bank 1. Module o I PO B PI Bank 0 Bank 1, I D Swi tch Block DDDDD Memory Module Location Bank 1 is the 128K bank. It contains eighteen 64K by 1 dynamic random access memory (DRAM) modules. The 128K is base memory residing at address hex through hex 9FFFF. Bank ois the 512K bank. This bank may be populated by an IBM Personal Computer AT 512KB Memory Module Kit, consisting of eighteen 256K by 1 DRAM modules. The 512K is expansion memory residing at an address determined by the option's dual-inline-package (DIP) switch settings. March 18, KB/640KB Memory Expansion Option 1
6 Opera ting Characteristics Memory-read (MEMR) and memory-write (MEMW) operations require a l-wait-state, 3-clock memory cycle. Data moves as a byte (8 data bits and 1 parity bit) or as a word (16 data bits and 2 parity bits) and is parity-checked on the adapter. 110 Channel Check If a parity error is detected, a latch is set and an I/O 'channel check' line is activated; the result being a non-maskable interrupt (NMI) indicating an error to the system unit's microprocessor. The status bits (I/O channel check and system-board parity check) determine the source. Writing to the failing option clears the status bit. Memory Address Switches An eight-position DIP module is mounted on the option. Its switch assignments are as follows: Swi tch Number Switch ASSignments 1 ON:LA23 = 0 OFF:LA23 = 1 2 ON:LA22 = 0 OFF:LA22 = 1 3 ON:LA21 = 0 OFF:LA21 = 1 4 ON:LA20 = 0 OFF:LA20 = 1 5 ON:LA19 = 0 OFF:LA19 = 1 6 ON:Bank 0 populated OFF:Bank 0 not populated 7 ON:Bank 1 populated OFF:Bank 1 not populated 8 ON:Reserved OFF:Bank 1 memory is 128K DIP Module Switch Assignments The first 512K of expansion memory must start at address space hex If additional memory expansion options are installed, no gaps between memory are allowed. All expansion memory must be one contiguous block starting at address hex KB/640KB Memory Expansion Option March 18, 1986
7 Specifications Pin 256K by 1 bit 64K by 1 Bit Module Module 1 A8 N/C 2 Data In Data In 3 -Write -Wr i te 4 -RAS -RAS 5 AO AO 6 A2 A2 7 Al Al 8 +5 Vdc +5 Vdc 9 A7 A7 10 A5 A5 11 A4 A4 12 A3 A3 13 A6 A6 14 Data Out * Data Out 15 -CAS -CAS 16 GND GND * Data In and Data Out are tied toether on Data Bits 0-7 (three state bus Memory Module Pin Configuration March 18, KB/640KB Memory Expansion Option 3
8 Logic Diagrams I, N co t:. '0.. IV (.) >.. 0 E (Q-co N... r::;:;:::-;::-;::.: :r:ij::i:j:j: 1,H H!!'l!_ <,') 4 128KB/640KB Memory Expansion Option March 18, 1986
9 ) ) ) ;2L", I UZq I (SH.7) -I'1EI'1R, J,U e;,j02' IN = (SH.7) -HEHW 'I!'J +(A5 r') I IbO 200, 4 b \C I UC;1 12 '5 FlO QC 4 I,on 4 ' ADOR SEL ISH. 5), U'il -RAS 0 (SH.S) un ISH. 1) +(A5 (SO 11 F08 11, (SH.l) +RAS (SO r N ()C) q FOB (SH.1) +CAS (51, IQj U,O L- "- == Ii FlO ALS04 b 10,on 7, U'52 b (SH.71 +8AO U12 "" U27 = II FlO q,on 8 ALS04 8 CAS OL (SH.5) == a '[>0' U27 ISH. 7) -SBHE '5 FlO 10 FlO I U'52 CAS 0101 (SH.5) U12 4 II,on 6 - CAS IL (SH.6), u"j un = l'!':l i +SBHE (Il... = 0 \ 2,Ort ' UIi, j" 8 -CAS IH (SH.5) un (SH.4) -8AO (SH.4) "CI ----':===-= J-lttU'18, 11+,0' RAS I (SH.6) (SH. 1) +RAS CS I U'32 -s = VI 128/640 Memory Card (Sheet 2 of 8)
10 co '<t- '<t ---- _ '",.,. 't:l If' G;I _ '",.. If' al "" al al a> al "".., <D al.., <D <0 <D <:0 al al o -M +'".r:. 11:1 () >... o E :!; co ex; Ṇ KB/640KB Memory Expansion Option March 18, 1986
11 .51 ; :I N fi' 0 o -o:t....s::::: "E n:i, U... > ; o E :E o o:t <0 "" 00 Ṇ g , N N " I I " I " I W 00 W 0 00 I " I " W '" '" March 18, KB/640KB Memory Expansion Option 7
12 ,..-L,, ,,B,-JI'---::-" ,g; 1 "'"B;----c...,1 CIO... o z : g In ".. < " I l> r. "'C.. I'CI (.) E - :!: "", "", co Ci5 N... i (, C:::....JC::,'.. dlo ",_Z,.20 '1 ",_z oo '1.0 YI' 4. ii >.. o l, " x x..." ' KB/640KB Memory Expansion Option March 18, 1986
13 a:...?j... IC CIO c:i\... N CIO 1:1:1... c:i\ = 1:1:1 a: m = t'!'.i ; "= :t. = =:I \0 ) ) ) (S. 3) +1' '102 +1'101 +M'" + MOO; +M" '108 +M09 +MOIO +1' MOn (SH 3) +MQI'i HtlP IN 0 MOO MD2! 2.11t DIN'"'''''' 2.1"'IDIN}OOU-I ---2'':l1'' DIN/DOUT lu" MAO C; AD rmai 7 AI 1"'0 tma2 {) A2 Ult' !l !!.. Alt ---.!.Q.. A"i MAb ----.l1at; A7 MAti I A8 Z ioilud OUT.1'1 2.1'+ IOIN/DOUT 2.I'I'''' '/00UT 2,r!!.inT"! UT '" IU1..," 2. '" DIN/O OUT u,," IlA81Un r-bmemw 1 WE (SH,S)-MAO -RAS If RAS I- -(ASll IC; MOP OUT 0 ish. 5) - MA 1 (SH 2)-RAS \ (SH.2) -CAS IL (SH.2) -(AS IH (SH.7) -BBMEMW (SH.4) +MOP IN 0 (SH.4) +MOPIN I _< (SH.5) +MDPOurO (SH.5) +MDPOUTI MOP OUT I :: ;r" :: :: :: MAl 1.> A2 60 MAl 12 A1 o;q 'u _ rrr'r"r MAS I A8 -B8M tmw WE "m 1"ic4ill ru''> 2.!1f r 2,1" DIN/DOUT MO' 2.T'+IOIN/D OUT MOl2.2:' IIf IOIN/OOUT 2,14 IOIN/O OUT,1410IN/OOUT MO' 2. 14IOIN/DOUT 2.1,* ioil'ud OUT Z!OIN/D OUT lilt 128/640 Memory Card (Sheet 6 of 8)
14 ... j M M "-,, " " - "- "- "- - "- "- co... o i'... IV IV.s::. 5!!... 1:1 III (.) KB/640KB Memory Expansion Option March 18, 1986
15 ) ) ) I.. CARD TABS PI.. ADO AD I (SH. 4) -[/0 CH CK A08 A07 A06 \C AD';.. CIO AO" =" AD, A02 AOI N QC "0 A20!'J... = A28 =" "'" A27 A26 A2'; = A2" : A21 f A22 A21 A20 AIO AI8 +'; B20 AI6 AI7 AI'; AI4 AIO B" B28 o 'CI Blq i l!l. ::t. B02 o = - 128/640 Memory Card (Sheet 8 of 8) +500 ISH. 3) '3 + SOlf + SOC; I + SOt ISH. 3) + SAO ISH. 7) +5AI (SH.5) +5A2 +5A, SAC; +5Ab +$A7 +$48 +$ AI, +$ (1) +541& (SH.S) +SA 17 (SH.5) +SAI8 ISH. 5) BALE ISH.1) - REFRESH (SH.7) +RESET DRY (SH.4)
16 Notes:
17 Notes:
18 Notes:
Personal Computer _. - - IBM 256KB Memory Expansion Option
- - ---- - - Personal Computer ----- --_. IBM 256KB Memory Expansion Option 6138355 Contents Description... 1 Switch-Configurable Start Address... 2 Operating Characteristics... 3 Voltage Requirements...
More information_ Personal Computer. Hardware Reference Library. mm Expansion Unit
--- - ----- - - --_.- ---- Personal Computer Hardware Reference Library mm Expansion Unit 6361468 ii Contents Description... 1 Expansion Unit Cable... 1 Expansion Board........................... 1 Power
More informationType Version Ordering Code Package PEB 2025-N V 1.5 Q67100-H6300 P-LCC-28-R (SMD) PEB 2025-P V 1.5 Q67100-H6241 P-DIP-22
ISDN Exchange Power Controller (IEPC) PEB 2025 CMOS IC Features Supplies power to up to four transmission lines CCITT recommendations compatible for power feed at the S interface Each line is individually
More informationBasic I/O Interface
Basic I/O Interface - 8255 11 3 THE PROGRAMMABLE PERIPHERAL 82C55 programmable peripheral interface (PPI) is a popular, low-cost interface component found in many applications. The PPI has 24 pins for
More informationmm Monochrome Display and Printer Adapter
--- ---- - --_. - - - --- ---- ----- Personal Computer Hardware Reference Library mm Monochrome Display and Printer Adapter 6361511 ii Contents Introduction... 1 Monochrome Display Adapter Function...
More information1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector) Internal Address and Data Latches for
More informationt RP Clock Frequency (max.) MHz
3.3 V 32M x 64/72-Bit, 256MByte SDRAM Modules 168-pin Unbuffered DIMM Modules 168 Pin unbuffered 8 Byte Dual-In-Line SDRAM Modules for PC main memory applications using 256Mbit technology. PC100-222, PC133-333
More informationI/O Design. Input / Output Instructions. Engineering 4862 Microprocessors. Lecture 23. Cheng Li
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012 licheng@engr.mun.ca I/O Design When designing an I/O port, ensure that the port is only active when selected by the microprocessor Use latches
More informationFeatures: Analog to Digital: 12 bit resolution TTL outputs, RS-232 tolerant inputs 4.096V reference (1mV/count) 115K max speed
The Multi-I/O expansion board gives users the ability to add analog inputs and outputs, UART capability (for GPS or modem) and isolated high current outputs to the Flashlite 386Ex. Available in several
More information8M x 64 Bit PC-100 SDRAM DIMM
PC-100 SYNCHRONOUS DRAM DIMM 64814ESEM4G09TWF 168 Pin 8Mx64 (Formerly 64814ESEM4G09T) Unbuffered, 4k Refresh, 3.3V with SPD Pin Assignment General Description The module is a 8Mx64 bit, 9 chip, 168 Pin
More informationThese three counters can be programmed for either binary or BCD count.
S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.
More informationPM-1037C V.1.0 CompactFlash Module
PM-1037C V.1.0 CompactFlash Module Copyright Notice Copyright 2000. All Rights Reserved. Manual first edition JUL..01, 2000. The information in this document is subject to change without prior notice in
More information4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations
Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time - 70 ns Internal Program Control and Timer 16K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte By
More informationIntroduction read-only memory random access memory
Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory
More informationQUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks)
QUESTION BANK EE 6502 / Microprocessor and Microcontroller Unit I- 8085 Processor PART-A (2-Marks) YEAR/SEM : III/V 1. What is meant by Level triggered interrupt? Which are the interrupts in 8085 level
More informationPM PDRB X DATA SHEET. Memory Module Part Number. PM MByte Non ECC BUFFALO INC. (1/15)
DATA SHEET Memory Module Part Number PM100-256 256MByte Non ECC (1/15) Table of Contents 1. Description 2. Module Specification 3. Module Pinout 4. Mechanical Design 5. Block Diagram 6. Electrical Specifications
More informationHistory and Basic Processor Architecture
History and Basic Processor Architecture History of Computers Module 1 Section 1 What Is a Computer? An electronic machine, operating under the control of instructions stored in its own memory, that can
More informationVS133-S512 PDRB X DATA SHEET. Memory Module Part Number VS133-S512 BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number VS133-S512 (1/7) 1. Description 168pin Unbuffered DIMM PC133/CL=3 2. Module Specification Specification Capacity 512MByte Physical Bank(s) 1 Module Organization 64M
More informationPAC BI-DP BIM and 8701-CA-BI Carrier
June 2013 PAC8000 8507-BI-DP BIM and 8701-CA-BI Carrier PROFIBUS DP Bus Interface Module and Carrier The 8507-BI-DP Bus Interface Module (BIM) provides the communications link between the PAC8000 series
More informationMenu. word size # of words byte = 8 bits
Menu LSI Components >Random Access Memory (RAM) Static RAM (SRAM) Dynamic RAM (DRAM) Read-Only Memory (ROM) Look into my... See figures from Lam text on web: RAM_ROM_ch6.pdf 1 It can be thought of as 1
More informationVNR133-D128 PDRB X DATA SHEET. Memory Module Part Number VNR133-D128 BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number VNR133-D128 (1/7) 1. Description 144pin Unbuffered SO-DIMM PC133/CL=3 2. Module Specification Specification Capacity 128MByte Physical Bank(s) 2 Module Organization
More information1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:
1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit
More informationIntel 8255 PPI. Presented By: Diwakar Yagyasen Asst. Prof. CSE BBDNITM, Lucknow.
Intel 8255 PPI Presented By: Diwakar Yagyasen Asst. Prof. CSE BBDNITM, Lucknow. 8255 PPI PPI: Programmable Peripheral Interface 2 Intel 8255 PPI PPI Programmable Peripheral Interface It is an I/O port
More informationORG ; Week8. Memory and Memory Interfacing
Dec 10 Hex A Bin 00001010 ORG ; Week8 Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories.
More informationDDR2 SDRAM UDIMM MT8HTF12864AZ 1GB
Features DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB For component data sheets, refer to Micron's Web site: www.micron.com Figure 1: 240-Pin UDIMM (MO-237 R/C D) Features 240-pin, unbuffered dual in-line memory
More informationDDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site:
DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: www.micron.com 2GB, 4GB (x64, DR): 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered
More informationUMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM)
Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash (EEPROM) Static RAM (SRAM) Dynamic RAM (DRAM) Generic pin configuration: Address connection
More informationDATA SHEET MSM PCMCIA Host Adapter FIRST EDITION
DATA SHEET PCMCIA Host Adapter FIRST EDITION ISSUE DATE : JAN. 999 E2Y2-29- NOTICE. The information contained herein can change without notice owing to product and/or technical improvements. Before using
More informationSIPS - Group. Technical Description May ISA96 Bus Specification V 1.0
SIPS - Group Technical Description May 1995 ISA96 Bus Specification V 1.0 o:\text\normen\isa96bu1.doc SIPS - Group Specification ISA96-Bus page 1 Contents 1. Notation...3 2. ISA96 Overview...4 2. 1 General...4
More informationDIP Top View * RESET A16 A15 A12 VCC A14 A13 A8 A9 A11 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 A10 I/O7 I/O6 I/O5 I/O4 I/O3 I/O1 I/O2 GND
Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time 55 ns Internal Program Control and Timer Sector Architecture One 16K Bytes Boot Block with Programming Lockout Two 8K Bytes
More informationUX Tubo (44256 VERSION)
UX Tubo (44256 VERSION) CONTENTS 1. Introduction 2. Featuresof, UX Turbo mainboard 1-1 2-1 3. 4. 5. Wait State Software Utility System Configuration 5.1 System Configuration 0 IP Switches 5.2 Switch Settings
More informationThe Purpose of Interrupt
Interrupts 3 Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is a hardware-initiated
More informationCarrier Board Socket Modem CAB/MOD1
Carrier Board Socket Modem CAB/MOD1 User Manual Content 1 INTRODUCTION...3 1.1 Conventions used in this Document...3 1.2 Checklist...4 1.3 Main Features...5 2 BOARD LAYOUT...6 3 BOARD COMPONENTS...7 3.1
More informationMicrocontroller Systems. ELET 3232 Topic 11: General Memory Interfacing
Microcontroller Systems ELET 3232 Topic 11: General Memory Interfacing 1 Objectives To become familiar with the concepts of memory expansion and the data and address bus To design embedded systems circuits
More informationHardware Reference. DIL/NetPC ADNP/1520 Board Revision 2.1
DIL/NetPC ADNP/1520 Board Revision 2.1 Hardware Reference SSV Embedded Systems Heisterbergallee 72 D-30453 Hannover Phone: +49-(0)511-40000-0 Fax: +49-(0)511-40000-40 E-mail: sales@ist1.de Manual Revision:
More informationChapter TEN. Memory and Memory Interfacing
Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity
More informationDiskOnChip 2000 MD2200, MD2201 Data Sheet
DiskOnChip 2000 MD2200, MD2201 Data Sheet Features Single chip plug-and-play Flash Disk 2-72MB capacity (144MB in 1H99) Simple, easy to integrate interface 32-pin DIP JEDEC standard EEPROM compatible pin-out
More informationRAM Expansion Card for PowerBook 190 and PowerBook 5300 Computers 1
Thi d t t d ith F M k 4 0 4 E R R O R N O T E Figure 1-0 Listing 1-0 Table 1-0 RAM Expansion Card for PowerBook 190 and PowerBook 5300 Computers 1 The information in this error note supersedes certain
More information2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in
More informationSIPS - Group. Technical Description May AT96 Bus Specification V 1.1
SIPS - Group Technical Description May 1995 AT96 Bus Specification V 1.1 o:\text\normen\at96bus1.doc Contents 1. Notation...3 2. AT96 Overview...4 2. 1 General...4 2. 2 Recommendations...4 3. Signal Description...5
More informationVN133-D256 PDRB X DATA SHEET. Memory Module Part Number VN133-D256 BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number VN133-D256 (1/7) 1. Description 144pin Unbuffered SO-DIMM PC133/CL=3 2. Module Specification Specification Capacity 256MByte Physical Bank(s) 2 Module Organization
More informationVS133-S128 PDRB X DATA SHEET. Memory Module Part Number VS133-S128 BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number VS133-S128 (1/7) 1. Description 168pin Unbuffered DIMM PC133/CL=3 2. Module Specification Specification Capacity 128MByte Physical Bank(s) 1 Module Organization 16M
More information3. The MC6802 MICROPROCESSOR
3. The MC6802 MICROPROCESSOR This chapter provides hardware detail on the Motorola MC6802 microprocessor to enable the reader to use of this microprocessor. It is important to learn the operation and interfacing
More informationRedundant System Redundant System P9-1-1
.. P-- Overview - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - P-- idcs-8830/idcs-8830r - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
More informationDIP Top View * RESET A16 A15 A12 VCC A17 A14 A13 A8 A9 A11 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 A10 I/O7 I/O6 I/O5 I/O4 I/O3 I/O1 I/O2 GND
Features Single-voltage Operation 5V Read 5V Reprogramming Fast Read Access Time 55 ns Internal Program Control and Timer Sector Architecture One 16K Bytes Boot Block with Programming Lockout Two 8K Bytes
More informationOLED Logic Boards Users Manual
Revision B NKK SWITCHES 7850 E. Gelding Drive Scottsdale, AZ 85260 Toll Free 1-877-2BUYNKK (877-228-9655) Phone 480-991-0942 Fax 480-998-1435 e-mail All Rights Reserved Worldwide
More informationGPS1000 A GPS RECEIVER FOR EDUCATIONAL, ENGINEERING, SCIENTIFIC and R&D PURPOSES COMPATIBLE WITH GPS OPENSOURCE CODE.
GPS1000 DATA SHEET GPS1000 A GPS RECEIVER FOR EDUCATIONAL, ENGINEERING, SCIENTIFIC and R&D PURPOSES COMPATIBLE WITH GPS OPENSOURCE CODE. CONTENTS Page No. Introduction 1 Features 1 Section 1 GPSRF Board
More informationSN8200 LI+ DUAL BATTERY CONTROLLER
LI+ DUAL BATTERY CONTROLLER GENERAL DESCRIPTION The SN8200 is a highly integrated IC to serve as the control logic for a system with multiple power sources. It integrates a mini-charger s path power MOS
More informationInstructions Involve a Segment Register (SR-field)
BYTE 1 = 11000111 2 = C7 16 BYTE 2 = (MOD)000(R/M) = 100000112 = 83 16 BYTE 3 = 34 16 and BYTE 4 = 12 16 BYTE 5 = CD 16 and BYTE 6 = AB 16 The machine code for the instruction is: MOV [BP+DI+1234H], 0ABCDH
More informationDDR2 SDRAM UDIMM MT4HTF1664AY 128MB MT4HTF3264AY 256MB MT4HTF6464AY 512MB. Features. 128MB, 256MB, 512MB (x64, SR) 240-Pin DDR2 SDRAM UDIMM.
DDR2 SDRAM UDIMM MT4HTF1664AY 128MB MT4HTF3264AY 256MB MT4HTF6464AY 512MB 128MB, 256MB, 512MB (x64, SR) 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered dual in-line memory module (UDIMM)
More informationHCTL-2017 Quadrature Decoder/Counter Interface ICs
Products > Motion Control Encoder Solutions > Integrated Circuits > Decoder > HCTL-2017 HCTL-2017 Quadrature Decoder/Counter Interface ICs Description HCTL-2xxx series is a direct drop-in replacement for
More information1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector) Internal Address and Data Latches for
More informationDIP Top View VCC RESET A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3
Features Single Supply for Read and Write: 2.7 to 3.6V (BV), 3.0 to 3.6V (LV) Fast Read Access Time - 70 ns Internal Program Control and Timer Sector Architecture One 16K Byte Boot Block with Programming
More informationDD333-S512 PDRB X DATA SHEET. Memory Module Part Number DD333-S512 BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number DD333-S512 (1/7) 1. Description 184pin Unbuffered DIMM PC2700/CL=2.5(166MHz Double Data Rate) 2. Module Specification Specification Capacity 512MByte Physical Bank(s)
More informationPIN DIAGRAM. Richa Upadhyay Prabhu. NMIMS s MPSTME January 19, 2016
PIN DIAGRAM Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu January 19, 2016 Richa Upadhyay Prabhu (MPSTME) 8080 Microprocessor January 19, 2016 1 / 51 Pin Diagram of 8086 Richa Upadhyay
More informationChapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface
Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Figure 1-5 Intel Corporation s 8086 Microprocessor. The 8086, announced in 1978, was the first 16-bit microprocessor
More informationProduct Specifications
Product Specificatio L75S655BGAS. General Information 5MB 6Mx7 SDRAM PC ECC REGISTERED PIN SODIMM Description: The L75S655B is a 6Mx 7 Synchronous Dynamic RAM high deity memory module. This memory module
More informationDDR2 SDRAM SODIMM MT16HTF12864HZ 1GB MT16HTF25664HZ 2GB. Features. 1GB, 2GB (x64, DR) 200-Pin DDR2 SDRAM SODIMM. Features
DDR SDRAM SODIMM MT6HTF864HZ GB MT6HTF5664HZ GB GB, GB (x64, DR) 00-Pin DDR SDRAM SODIMM Features Features 00-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: PC-300, PC-400,
More informationDN333-S256 PDRB X DATA SHEET. Memory Module Part Number DN333-S256 BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number DN333-S256 (1/7) 1. Description 200pin Unbuffered SO-DIMM PC2700/CL=2.5(166MHz Double Data Rate) 2. Module Specification Specification Capacity 256MByte Physical Bank(s)
More informationOverview of Intel 80x86 µp
CE444 ١ ٢ 8088/808 µp and Supporting Chips Overview of Intel 80x8 µp ٢ ١ 8088/808 µp ٣ Both are mostly the same with small differences. Both are of bit internal Data bus Both have 0 bit address bus Capable
More informationPDRB X DD4333-1G DATA SHEET. Memory Module Part Number DD4333-1G
DATA SHEET Memory Module Part Number 1. Description 184pin Unbuffered DIMM PC3200/CL=3,tRCD=3,tRP=3(200MHz Double Data Rate) 2. Module Specification Specification Capacity 1GByte Physical Bank(s) 2 Module
More informationDIP Top View *RESET A16 A15 A12 VCC A14 A13 A8 A9 A11 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 A10 I/O7 I/O6 I/O5 I/O4 I/O3 I/O1 I/O2 GND
Features Single Supply for Read and Write: 2.7 to 3.6V (BV), 3.0 to 3.6V (LV) Fast Read Access Time 70 ns Internal Program Control and Timer Sector Architecture One 16-Kbyte Boot Block with Programming
More informationChapter 1: Basics of Microprocessor [08 M]
Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)
More informationM8M644S3V9 M16M648S3V9. 8M, 16M x 64 SODIMM
MM644S3V9 MM64S3V9 SDRAM Features: JEDEC Standard 144-pin, PC100, PC133 small outline, dual in-line memory Module (SODIMM) Unbuffered TSOP components. Single 3.3v +.3v power supply. Fully synchronous;
More informationChapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS
Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS OBJECTIVES this chapter enables the student to: State the function of the pins of the 8088. List the functions of the 8088 data, address, and control
More information1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs AT28LV010
BDTIC www.bdtic.com/atmel Features Single 3.3V ± 10% Supply Fast Read Access Time 200 ns Automatic Page Write Operation Internal Address and Data Latches for 128 Bytes Internal Control Timer Fast Write
More informationM1600 Parallel Input / Output
M1600 Parallel Input / Output Technical Documentation Eiserstraße 5 phone 05246/709-0 33415 Verl fax 05246/70980 Date : 8.8.94 Version : 2.0 Page 1 of 14 Table of Contents 1. Function Description Hardware...3
More informationDD4333-S512 PDRB X DATA SHEET. Memory Module Part Number DD4333-S512 BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number DD4333-S512 (1/7) 1. Description 184pin Unbuffered DIMM PC3200/CL=3,tRCD=3,tRP=3(200MHz Double Data Rate) 2. Module Specification Specification Capacity 512MByte Physical
More information1.35V DDR3L SDRAM UDIMM
1.35V DDR3L SDRAM UDIMM MT4KTF25664AZ 2GB 2GB (x64, SR) 240-Pin DDR3L UDIMM Features Features DDR3L functionality and operations supported as defined in the component data sheet 240-pin, unbuffered dual
More informationPC PC ns CAS latency = 2 & 3
HYS64V64220GBDL 512 MB PC100 / PC133 144 Pin Eight Byte Small Outline Dual-In-Line Synchronous DRAM Modules for notebook applications Two bank 64M x 64 non-parity module organisation suitable for use in
More informationControl Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.
Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale
More informationP2M648YL, P4M6416YL. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 8-2Mx8 SDRAM TSOP P2M648YL-XX 16-2Mx8 SDRAM TSOP P4M6416YL-XX
SDRAM MODULE Features: JEDEC - Standard 168-pin (gold), dual in-line memory module (DIMM). TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured on positive
More informationDD PDRB X DATA SHEET. Memory Module Part Number DD BUFFALO INC. (1/7)
DATA SHEET Memory Module Part Number DD4333-512 (1/7) 1. Description 184pin Unbuffered DIMM PC3200/CL=3,tRCD=3,tRP=3(200MHz Double Data Rate) 2. Module Specification Specification Capacity 512MByte Physical
More informationP8M644YA9, 16M648YA9. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 4-8Mx16 SDRAM TSOP P8M644YA9 8-8Mx16 SDRAM TSOP P16M648YA9
SDRAM MODULE P8M644YA9, 16M648YA9 8M, 16M x 64 DIMM Features: PC100 and PC133 - compatible JEDEC - Standard 168-pin, dual in-line memory module (DIMM). TSOP components. Single 3.3v +. 3v power supply.
More information2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations
Features Fast Read Access Time - 90 ns 5-Volt-Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for
More informationAPPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0026 PCB PART NO. :
Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVAL SHEET APPROVED NO. : 90004-T0026 ISSUE DATE MODULE PART NO. : July-26-2012 : 78.A1GDR.AF00C PCB PART NO. : 48.16221.090 IC Brand DESCRIPTION : Hynix :
More informationCANopen IO X4 Fact sheet
CANopen IO X4 Fact sheet Overview The CANopen IO X4 is a very compact and cost effective CANopen IO module featuring a high-density of industrial proven IO's. The module includes a CPU-core including the
More informationEE414 Embedded Systems Ch 5. Memory Part 2/2
EE414 Embedded Systems Ch 5. Memory Part 2/2 Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview 6.1 introduction 6.2 Memory Write Ability and Storage
More informationP8M648YA4,P16M6416YA4 P8M648YB4, P8M6416YB4
SDRAM MODULE Features: PC-100 and PC133 Compatible JEDEC Standard 168-pin, dual in-line memory Module (DIMM) TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured
More informationCD _. _. 'p ~~M CD, CD~~~~V. C ~'* Co ~~~~~~~~~~~~- CD / X. pd.0 & CD. On 0 CDC _ C _- CD C P O ttic 2 _. OCt CD CD (IQ. q"3. 3 > n)1t.
n 5 L n q"3 +, / X g ( E 4 11 " ') $ n 4 ) w Z$ > _ X ~'* ) i 1 _ /3 L 2 _ L 4 : 5 n W 9 U~~~~~~ 5 T f V ~~~~~~~~~~~~ (Q ' ~~M 3 > n)1 % ~~~~V v,~~ _ + d V)m X LA) z~~11 4 _ N cc ', f 'd 4 5 L L " V +,
More informationDDR2 SDRAM UDIMM MT9HTF6472AZ 512MB MT9HTF12872AZ 1GB MT9HTF25672AZ 2GB. Features. 512MB, 1GB, 2GB (x72, SR) 240-Pin DDR2 SDRAM UDIMM.
DDR2 SDRAM UDIMM MT9HTF6472AZ 512MB MT9HTF12872AZ 1GB MT9HTF25672AZ 2GB 512MB, 1GB, 2GB (x72, SR) 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered dual in-line memory module Fast data transfer
More informationDIP Top View VCC WE A17 NC A16 A15 A12 A14 A13 A8 A9 A11 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 I/O1 I/O2 GND.
Features Fast Read Access Time - 70 ns 5-volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for
More information386EX PC/104 Computer with CompactFlash and PCMCIA SBC1390
386EX PC/104 Computer with CompactFlash and PCMCIA SBC1390 Features Small, low cost, ready to run 386EX, 25 or 33MHz Up to 32MB DRAM CompactFlash connector Optional PC Card interface for Wi-Fi, modem,
More informationDDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM. Features
DDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM Features Features 200-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates:
More information2GB DDR3 SDRAM 72bit SO-DIMM
2GB 72bit SO-DIMM Speed Max CAS Component Number of Part Number Bandwidth Density Organization Grade Frequency Latency Composition Rank 78.A2GCF.AF10C 10.6GB/sec 1333Mbps 666MHz CL9 2GB 256Mx72 256Mx8
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 13 Ch.6 The 80186, 80188, and 80286 Microprocessors 21-Apr-15 1 Chapter Objectives Describe the hardware and software enhancements
More informationAT49BV004(T) TSOP Top View Type 1 1. AT49BV4096A(T) TSOP Top View Type 1 A16 BYTE GND I/O7 I/O14 I/O6 I/O13 I/O5 I/O12 I/O4 VCC I/O11 I/O3 I/O10 I/O2
Features 2.7V to 3.6V Read/Write Operation Fast Read Access Time - 120 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 4K Words (8K
More information2-megabit (256K x 8) Single 2.7-volt. Flash Memory AT49BV002 AT49LV002 AT49BV002N AT49LV002N AT49BV002T AT49LV002T AT49BV002NT AT49LV002NT
Features Single Supply for Read and Write: 2.7 to 3.6V (BV), 3.0 to 3.6V (LV) Fast Read Access Time 70 ns Internal Program Control and Timer Sector Architecture One 16K Bytes Boot Block with Programming
More information1.35V DDR3L-RS SDRAM SODIMM
.35V DDR3L-RS SDRAM SODIMM MT8MTF5264HSZ 4GB MT8MTF5264HRZ 4GB 4GB (x64, SR) 204-Pin DDR3L-RS SODIMM Features Features DDR3L-RS functionality and operations supported as defined in the component data sheet
More informationMICROPROCESSOR MCQs. 1) What does the microprocessor comprise of? a. Register section b. One or more ALU c. Control unit d.
1) What does the microprocessor comprise of? a. Register section b. One or more ALU c. Control unit 2) What is stored by a register? a. data b. operands c. memory MICROPROCESSOR MCQs 3) Accumulator based
More informationLow Voltage, 10-Bit Digital Temperature Sensor in 8-Lead MSOP AD7314
a FEATURES 10-Bit Temperature-to-Digital Converter 35 C to +85 C Operating Temperature Range 2 C Accuracy SPI and DSP Compatible Serial Interface Shutdown Mode Space-Saving MSOP Package APPLICATIONS Hard
More informationDDR2 SDRAM UDIMM MT18HTF12872AZ 1GB MT18HTF25672AZ 2GB MT18HTF51272AZ 4GB. Features. 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 SDRAM UDIMM.
DDR SDRAM UDIMM MT8HTF87AZ GB MT8HTF567AZ GB MT8HTF57AZ 4GB GB, GB, 4GB (x7, ECC, DR) 40-Pin DDR SDRAM UDIMM Features Features 40-pin, unbuffered dual in-line memory module Fast data transfer rates: PC-8500,
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationBreadboard & Digital Input/Output Modules
USER MANUAL Model No. 20-210 20-410 Breadboard & Digital Input/Output Modules Note: 20-210 has been upgraded to 20-210A with ZIF front panel connectors replacing Elco types. All other functionality is
More informationGigatechnology.com Pty Ltd
USB Plug and Play Parallel -Bit FIFO Development Module The is a low-cost integrated module for transferring data to / from a peripheral and host PC at up to Million bits ( Megabyte) per second. Based
More informationINTERFACING INTERFACING. Richa Upadhyay Prabhu. NMIMS s MPSTME February 25, 2016
INTERFACING Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu February 25, 2016 8255: Programmable Peripheral Interface or Programmable Input output Device Introduction METHODS OF DATA TRANSFER
More informationModular controllers CECX
Key features At a glance Versatile The controller is functionally designed as a master and motion controller. It is a powerful control unit that can Economical simultaneously execute both comprehensive
More informationMS11-E-J MOS memory user's manual
MS11-E-J MOS memory user's manual EK-MSIIE-OP-OOI / MS11-E-J MOSmemory user's manual '.1 digital equipment corporation maynard, massachusetts lst Edition, October 1976 Copyright 1976 by Digital Equipment
More informationR1M-GH THERMOCOUPLE & DC INPUT MODULE MODEL. Remote I/O R1M Series. (16 points)
Remote I/O R1M Series THERMOCOUPLE & DC INPUT MODULE (16 points) MODEL MODEL & SUFFIX CODE SELECTION R1MGH2T MODEL Modbus protocol I/O TYPE GH2 : Thermocouple or DC input, 16 points FIELD TERMINAL TYPE
More information1.35V DDR3L SDRAM SODIMM
1.35V DDR3L SDRAM SODIMM MT4KTF12864HZ 1GB MT4KTF25664HZ 2GB 1GB, 2GB (x64, SR) 204-Pin 1.35V DDR3L SODIMM Features Features DDR3L functionality and operations supported as defined in the component data
More information