New Test Results for the ALICE High Level Trigger. Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK 41.
|
|
- Gladys Simpson
- 6 years ago
- Views:
Transcription
1 New Test Results for the ALICE High Level Trigger Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
2 ALICE High Level Trigger Overview ALICE: LHC heavy-ion experiment Up to 15,000 particles per event HLT input data rate: Up to 25 GB/s 1, 2, 123, 255, 100, 30, 5, 1, 4, 3, 2, 3, 4, 5, 3, 4, 60, 130, 30, 5, HLT output to storage: 1.2 GB/s Online reconstruction in several steps ADC values 3D coordinates track segments tracks No latency requirements Large commodity PC cluster Hierarchy levels (HL) to match physical detector layout HL2 HL1 HL0 HL0-HL2 Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK HL3
3 ALICE High Level Trigger Overview Software framework to transport data through cluster Requirements: Flexible, efficient, fault-tolerant Components that communicate via defined interface Interface does not copy large event data Only descriptors Lowers CPU load for data transport Components to define flow of data in cluster Component templates for application specific functionality Components can be plugged together to create systems w. arbitrary functionality Data-driven architecture Components receive data from other components Process received data Forward output data to next component Input Processing Output Input Processing Output Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
4 Interface Test Results Benchmarks of / Component Interface Only interface benchmarked No shared memory access Pentium 4 family influenced by L1 cache size (only 8kB) Maximum rate: >110 khz (Dual Opteron) CPU overhead f. full event round-trip: <18 μs Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
5 HLT in TPC Sector Beamtest Goals of HLT participation in TPC testbeam Test of DAQ-HLT interface Gain real world operation experience DAQ PC 1 DAQ PC 3 Detector Prototype Optical Optical 3x 250 GB disk Link Link HLT PC 1 HLT PC 2 (RORC) (RORC) 10 MB/s Fast Ethernet Gigabit Ethernet HLT PC 3 DAQ PC 2 1 MB/s Mass Storage (HLT-Out) Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
6 TPC Sector Beamtest HLT Software RORC HLT PC 1 RORC Storage Writer HDD BridgeHead HLT PC 2 BridgeHead BridgeHead Event Merger HLT-Out EventRate HLT PC 3 Storage Writer BridgeHead HDD EventRate measures event receiving rate StorageWriter writes data to local disc Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
7 HLT in Readout of TRD Beamtest No optical link interface for TRD prototype Use HLT output card for DAQ connection Adapt HLT input component to TRD prototype interface readout PCI card (ACEX card) HLT PC Storage Writer HDD LVDS Link ACEX TRD Formatter HLT-Out DAQ PC Detector Prototype Monitoring TRDFormatter checks data, adds header f. optical link Optional local output via StorageWriter Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
8 HLT TaskManager Control System System to control large number of components in final HLT Fault-tolerant No single-points-of-failure Hierarchical, master-slave Flexible configuration XML Configuration File Configuration Engine Embedded Python Interpreter Program State & Action Engine XML and Python based Interface libraries to communicate with controlled programs Core TaskManager Program Interface Engine Interface Library Controlled Programs Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
9 HLT Control System System used to control HLT in TPC Beamtest Status & Command flow is black HLT PC 3 Master TaskManager Data flow is yellow HLT PC 1 Slave TaskManager 0 Slave TaskManager 1 HLT PC 2 Slave TaskManager 2 RORC Bridge Head Bridge Head RORC Storage Writer Storage Writer BridgeHead HLT-Out Event Merger Event-Rate BridgeHead Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
10 Global Processing Test Proof-of-concept global online grid system High Level Trigger system distributed globally Not just distributed on one cluster Distributed on five clusters Bergen & Tromsø,Norway ; Dubna, Russia ; Heidelberg, Germany ; Cape Town, South Africa Test run for more than 15h Bergen Heidelberg Tromsø Dubna Framework designed for operation in cluster also works globally Cape Town Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
11 Setup & procesing steps used Global Processing Test Bergen,Norway Simulated TPC Clusterfinding 3 PCs Tromsø,Norway Simulated TPC Clusterfinding 2 PCs Dubna, Russia Simulated TPC Clusterfinding 1 PC Heidelberg, Germany Simulated TPC Tracking 2 PCs Capetown, South Africa Simulated DiMuon Tracking + Global Event Merging 7 PCs Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
12 Conclusion ALICE High Level Trigger Data Transport Software has reached mature state Performance on current CPUs enough for use in HLT Stable Can also operate in globally distributed online grid-like system Used successfully in two beamtest TPC beamtest for interface tests TRD beamtest used for production data readout Current/future development concentrates on higher layers, e.g. control system Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 HK
The ALICE High Level Trigger
The ALICE High Level Trigger Richter Department of Physics and Technology, of Bergen, Norway for the ALICE HLT group and the ALICE Collaboration Meeting for CERN related Research in Norway Bergen, November
More informationTracking and compression techniques
Tracking and compression techniques for ALICE HLT Anders Strand Vestbø The ALICE experiment at LHC The ALICE High Level Trigger (HLT) Estimated data rate (Central Pb-Pb, TPC only) 200 Hz * 75 MB = ~15
More informationThe creation of a Tier-1 Data Center for the ALICE experiment in the UNAM. Lukas Nellen ICN-UNAM
The creation of a Tier-1 Data Center for the ALICE experiment in the UNAM Lukas Nellen ICN-UNAM lukas@nucleares.unam.mx 3rd BigData BigNetworks Conference Puerto Vallarta April 23, 2015 Who Am I? ALICE
More informationReal-time Analysis with the ALICE High Level Trigger.
Real-time Analysis with the ALICE High Level Trigger C. Loizides 1,3, V.Lindenstruth 2, D.Röhrich 3, B.Skaali 4, T.Steinbeck 2, R. Stock 1, H. TilsnerK.Ullaland 3, A.Vestbø 3 and T.Vik 4 for the ALICE
More informationPoS(High-pT physics09)036
Triggering on Jets and D 0 in HLT at ALICE 1 University of Bergen Allegaten 55, 5007 Bergen, Norway E-mail: st05886@alf.uib.no The High Level Trigger (HLT) of the ALICE experiment is designed to perform
More information2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System
Chapter 8 Online System The task of the Online system is to ensure the transfer of data from the front-end electronics to permanent storage under known and controlled conditions. This includes not only
More informationHigh Level Trigger System for the LHC ALICE Experiment
High Level Trigger System for the LHC ALICE Experiment H Helstrup 1, J Lien 1, V Lindenstruth 2,DRöhrich 3, B Skaali 4, T Steinbeck 2, K Ullaland 3, A Vestbø 3, and A Wiebalck 2 for the ALICE Collaboration
More informationThe ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA
Carmen González Gutierrez (CERN PH/ED) The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 17 September 2004, BOSTON, USA Outline: 9 System overview 9 Readout
More informationThe CMS Event Builder
The CMS Event Builder Frans Meijers CERN/EP-CMD CMD on behalf of the CMS-DAQ group CHEP03, La Jolla, USA, March 24-28 28 2003 1. Introduction 2. Selected Results from the Technical Design Report R&D programme
More information1. Introduction. Outline
Outline 1. Introduction ALICE computing in Run-1 and Run-2 2. ALICE computing in Run-3 and Run-4 (2021-) 3. Current ALICE O 2 project status 4. T2 site(s) in Japan and network 5. Summary 2 Quark- Gluon
More informationCommunication Software for the ALICE TPC Front-End Electronics
Communication Software for the ALICE Front-End Electronics M. Richter 1, J. Alme 1, T. Alt 4, S. Bablok 1, U. Frankenfeld 5, D. Gottschalk 4, R. Keidel 3, Ch. Kofler 3, D. T. Larsen 1, V. Lindenstruth
More informationThe CMS Computing Model
The CMS Computing Model Dorian Kcira California Institute of Technology SuperComputing 2009 November 14-20 2009, Portland, OR CERN s Large Hadron Collider 5000+ Physicists/Engineers 300+ Institutes 70+
More informationOperational experience with the ALICE High Level Trigger
Journal of Physics: Conference Series Operational experience with the ALICE High Level Trigger To cite this article: Artur Szostak 212 J. Phys.: Conf. Ser. 396 1248 View the article online for updates
More informationTrigger and Data Acquisition at the Large Hadron Collider
Trigger and Data Acquisition at the Large Hadron Collider Acknowledgments (again) This overview talk would not exist without the help of many colleagues and all the material available online I wish to
More informationData acquisition system of COMPASS experiment - progress and future plans
Data acquisition system of COMPASS experiment - progress and future plans Faculty of Nuclear Sciences and Physical Engineering Czech Technical University in Prague & CERN COMPASS experiment COMPASS experiment
More informationControl slice prototypes for the ALICE TPC detector
Control slice prototypes for the ALICE TPC detector S.Popescu 1, 3, A.Augustinus 1, L.Jirdén 1, U.Frankenfeld 2, H.Sann 2 1 CERN, Geneva, Switzerland, 2 GSI, Darmstadt, Germany, 3 NIPN E, Bucharest, Romania
More informationarxiv: v1 [physics.ins-det] 16 Oct 2017
arxiv:1710.05607v1 [physics.ins-det] 16 Oct 2017 The ALICE O 2 common driver for the C-RORC and CRU read-out cards Boeschoten P and Costa F for the ALICE collaboration E-mail: pascal.boeschoten@cern.ch,
More informationarxiv: v1 [physics.ins-det] 26 Dec 2017
arxiv:1712.09407v1 [physics.ins-det] 26 Dec 2017 ALICE HLT TPC Tracking of Pb-Pb Events on GPUs David Rohr 1, Sergey Gorbunov 1, Artur Szostak 2, Matthias Kretz 1, Thorsten Kollegger 1, Timo Breitner 1,
More informationUpdate on PRad GEMs, Readout Electronics & DAQ
Update on PRad GEMs, Readout Electronics & DAQ Kondo Gnanvo University of Virginia, Charlottesville, VA Outline PRad GEMs update Upgrade of SRS electronics Integration into JLab DAQ system Cosmic tests
More informationIBM Network Processor, Development Environment and LHCb Software
IBM Network Processor, Development Environment and LHCb Software LHCb Readout Unit Internal Review July 24 th 2001 Niko Neufeld, CERN 1 Outline IBM NP4GS3 Architecture A Readout Unit based on the NP4GS3
More informationSummary of the LHC Computing Review
Summary of the LHC Computing Review http://lhc-computing-review-public.web.cern.ch John Harvey CERN/EP May 10 th, 2001 LHCb Collaboration Meeting The Scale Data taking rate : 50,100, 200 Hz (ALICE, ATLAS-CMS,
More informationImproving Packet Processing Performance of a Memory- Bounded Application
Improving Packet Processing Performance of a Memory- Bounded Application Jörn Schumacher CERN / University of Paderborn, Germany jorn.schumacher@cern.ch On behalf of the ATLAS FELIX Developer Team LHCb
More informationThe GTPC Package: Tracking and Analysis Software for GEM TPCs
The GTPC Package: Tracking and Analysis Software for GEM TPCs Linear Collider TPC R&D Meeting LBNL, Berkeley, California (USA) 18-19 October, 003 Steffen Kappler Institut für Experimentelle Kernphysik,
More informationControl and Monitoring of the Front-End Electronics in ALICE
Control and Monitoring of the Front-End Electronics in ALICE Peter Chochula, Lennart Jirdén, André Augustinus CERN, 1211 Geneva 23, Switzerland Peter.Chochula@cern.ch Abstract This paper describes the
More informationTOF Electronics. J. Schambach University of Texas Review, BNL, 2 Aug 2007
TOF Electronics J. Schambach University of Texas Review, BNL, 2 Aug 2007 1 Outline Electronics Overview Trigger & DAQ Interfaces Board Status, Tests & Plans 2 Electronics for One Side 3 Tray Level Electronics
More informationChap. 18b Data acquisition
Chap. 18b Data acquisition The first question to ask is do I have more than one detector?.. No simple situation, use a multichannel analyzer (MCA) described in text. In a gross overview this is an ADC
More informationRPC Trigger Overview
RPC Trigger Overview presented by Maciek Kudla, Warsaw University RPC Trigger ESR Warsaw, July 8th, 2003 RPC Trigger Task The task of RPC Muon Trigger electronics is to deliver 4 highest momentum muons
More informationFile. File System Implementation. Operations. Permissions and Data Layout. Storing and Accessing File Data. Opening a File
File File System Implementation Operating Systems Hebrew University Spring 2007 Sequence of bytes, with no structure as far as the operating system is concerned. The only operations are to read and write
More informationINFN Padova INFN & University Milano
GeDDAQ and Online Control Status t Report INFN Padova INFN & University Milano Calin A. Ur General Layout New Features - DMA readout from PCI - updated core PCI PCI transfer at 32bit/66MHz max.output rate
More informationQuiz for Chapter 6 Storage and Other I/O Topics 3.10
Date: 3.10 Not all questions are of equal difficulty. Please review the entire quiz first and then budget your time carefully. Name: Course: 1. [6 points] Give a concise answer to each of the following
More informationChapter 8. A Typical collection of I/O devices. Interrupts. Processor. Cache. Memory I/O bus. I/O controller I/O I/O. Main memory.
Chapter 8 1 A Typical collection of I/O devices Interrupts Cache I/O bus Main memory I/O controller I/O controller I/O controller Disk Disk Graphics output Network 2 1 Interfacing s and Peripherals I/O
More informationGV-600B, GV-650B, GV-800B
GV-600B, GV-650B, GV-800B The GV-600B / GV-650B / GV-800B Card provide up to 16 video channels and 4 audio channels. The GV-600B, GV-650B and GV-800B Cards have the same appearances and similar system
More informationTHE ALICE experiment described in [1] will investigate
980 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 53, NO. 3, JUNE 2006 The Control System for the Front-End Electronics of the ALICE Time Projection Chamber M. Richter, J. Alme, T. Alt, S. Bablok, R. Campagnolo,
More informationThe ALICE TPC Readout Control Unit
The ALICE TPC Readout Control Unit C. González Gutiérrez, R. Campagnolo, C. Engster, A. Junique, B. Mota, L.Musa CERN, Geneva 3, Switzerland Carmen.Gonzalez.Gutierrez@cern.ch J. Alme, J. Lien, B. Pommersche,
More informationEntry Stage for the CBM First-level Event Selector
Entry Stage for the CBM First-level Event Selector Dirk Hutter for the CBM Collaboration hutter@compeng.uni-frankfurt.de FIAS Frankfurt Institute for Advanced Studies Goethe-Universität Frankfurt am Main,
More informationVelo readout board RB3. Common L1 board (ROB)
Velo readout board RB3 Testing... Common L1 board (ROB) Specifying Federica Legger 10 February 2003 1 Summary LHCb Detectors Online (Trigger, DAQ) VELO (detector and Readout chain) L1 electronics for VELO
More informationMonitoring system for geographically distributed datacenters based on Openstack. Gioacchino Vino
Monitoring system for geographically distributed datacenters based on Openstack Gioacchino Vino Tutor: Dott. Domenico Elia Tutor: Dott. Giacinto Donvito Borsa di studio GARR Orio Carlini 2016-2017 INFN
More informationThe Intelligent FPGA Data Acquisition
The Intelligent FPGA Data Acquisition Dominic Gaisbauer, Stefan Huber, Igor Konorov, Dmytro Levit, Prof. Dr. Stephan Paul, Dominik Steffen d.gaisbauer@tum.de Technische Universität München Institute for
More informationFile. File System Implementation. File Metadata. File System Implementation. Direct Memory Access Cont. Hardware background: Direct Memory Access
File File System Implementation Operating Systems Hebrew University Spring 2009 Sequence of bytes, with no structure as far as the operating system is concerned. The only operations are to read and write
More informationDistributed Filesystem
Distributed Filesystem 1 How do we get data to the workers? NAS Compute Nodes SAN 2 Distributing Code! Don t move data to workers move workers to the data! - Store data on the local disks of nodes in the
More informationThe Application of DAQ-Middleware to the J-PARC E16 Experiment
Track 1 Session: #3 (Data acquisition and electronics) April 14, 2015 18:00 Village Center The Application of DAQ-Middleware to the J-PARC E16 Experiment E Hamada 1, M Ikeno 1, D Kawama 2, Y Morino 1,
More informationAugust Li Qiang, Huang Qiulan, Sun Gongxing IHEP-CC. Supported by the National Natural Science Fund
August 15 2016 Li Qiang, Huang Qiulan, Sun Gongxing IHEP-CC Supported by the National Natural Science Fund The Current Computing System What is Hadoop? Why Hadoop? The New Computing System with Hadoop
More informationHigh level trigger online calibration framework in ALICE
Journal of Physics: Conference Series High level trigger online calibration framework in ALICE To cite this article: S R Bablok et al 2008 J. Phys.: Conf. Ser. 119 022007 View the article online for updates
More informationUpgrading the ATLAS Tile Calorimeter electronics
ITIM Upgrading the ATLAS Tile Calorimeter electronics Gabriel Popeneciu, on behalf of the ATLAS Tile Calorimeter System INCDTIM Cluj Napoca, Romania Gabriel Popeneciu PANIC 2014, Hamburg 26th August 2014
More informationBigtable: A Distributed Storage System for Structured Data By Fay Chang, et al. OSDI Presented by Xiang Gao
Bigtable: A Distributed Storage System for Structured Data By Fay Chang, et al. OSDI 2006 Presented by Xiang Gao 2014-11-05 Outline Motivation Data Model APIs Building Blocks Implementation Refinement
More informationThe ATLAS Data Acquisition System: from Run 1 to Run 2
Available online at www.sciencedirect.com Nuclear and Particle Physics Proceedings 273 275 (2016) 939 944 www.elsevier.com/locate/nppp The ATLAS Data Acquisition System: from Run 1 to Run 2 William Panduro
More informationThe Google File System
The Google File System Sanjay Ghemawat, Howard Gobioff, and Shun-Tak Leung SOSP 2003 presented by Kun Suo Outline GFS Background, Concepts and Key words Example of GFS Operations Some optimizations in
More informationPB600/H1 BASIC SYSTEM
PB600/H1 Embedded & Industrial PCs INTERNATIONAL PRODUCTS AND CONFIGURATIONS PB600/H1 BASIC SYSTEM PB600/H1 basic configuration Intel Celeron M 1.5GHz 256 MB RAM kit HDD 40GB 2.5" SATA No FDD Power supply
More informationSession: Hardware Topic: Disks. Daniel Chang. COP 3502 Introduction to Computer Science. Lecture. Copyright August 2004, Daniel Chang
Lecture Session: Hardware Topic: Disks Daniel Chang Basic Components CPU I/O Devices RAM Operating System Disks Considered I/O devices Used to hold data and programs before they are loaded to memory and
More informationStefan Koestner on behalf of the LHCb Online Group ( IEEE - Nuclear Science Symposium San Diego, Oct.
Stefan Koestner on behalf of the LHCb Online Group (email: Stefan.Koestner@cern.ch) IEEE - Nuclear Science Symposium San Diego, Oct. 31 st 2006 Dedicated to B-physics : single arm forward spectrometer
More informationROB IN Performance Measurements
ROB IN Performance Measurements I. Mandjavidze CEA Saclay, 91191 Gif-sur-Yvette CEDEX, France ROB Complex Hardware Organisation Mode of Operation ROB Complex Software Organisation Performance Measurements
More informationLHCb Online System BEAUTY-2002
BEAUTY-2002 8th International Conference on B-Physics at Hadron machines June 17-21 2002 antiago de Compostela, Galicia (pain ) Niko Neufeld, CERN EP (for the LHCb Online Team) 1 Mission The LHCb Online
More informationL1 and Subsequent Triggers
April 8, 2003 L1 and Subsequent Triggers Abstract During the last year the scope of the L1 trigger has changed rather drastically compared to the TP. This note aims at summarising the changes, both in
More informationCBMnet as FEE ASIC Backend
CBMnet as FEE ASIC Backend 17th CBM Collaboration Meeting P2 FEE/DAQ/FLES University of Heidelberg Computer Architecture Group, Ulrich Brüning 05.04.2011 Outline Motivation Front-end ASIC CBMnet implementation
More information6.9. Communicating to the Outside World: Cluster Networking
6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and
More informationThe ATLAS Data Flow System for LHC Run 2
The ATLAS Data Flow System for LHC Run 2 Andrei Kazarov on behalf of ATLAS Collaboration 1,2,a) 1 CERN, CH1211 Geneva 23, Switzerland 2 on leave from: Petersburg NPI Kurchatov NRC, Gatchina, Russian Federation
More informationCerntech founded in 1997
20 20 Cerntech founded in 1997 Mérnökök és s fizikusok együttm ttműködése a nagyenergiás s fizikában Kiss Tivadar 19.12.2016 Mérnökök és fizikusok együttműködése a nagyenergiás fizikában 1 Introduction
More informationNexentaVSA for View. Hardware Configuration Reference nv4v-v A
NexentaVSA for View Hardware Configuration Reference 1.0 5000-nv4v-v0.0-000003-A Copyright 2012 Nexenta Systems, ALL RIGHTS RESERVED Notice: No part of this publication may be reproduced or transmitted
More informationDeferred High Level Trigger in LHCb: A Boost to CPU Resource Utilization
Deferred High Level Trigger in LHCb: A Boost to Resource Utilization The use of periods without beam for online high level triggers Introduction, problem statement Realization of the chosen solution Conclusions
More informationWaveView. System Requirement V6. Reference: WST Page 1. WaveView System Requirements V6 WST
WaveView System Requirement V6 Reference: WST-0125-01 www.wavestore.com Page 1 WaveView System Requirements V6 Copyright notice While every care has been taken to ensure the information contained within
More informationFUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER
FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER Components of a personal computer - Summary Computer Case aluminium casing to store all components. Motherboard Central Processor Unit (CPU) Power supply
More informationMiniDAQ1 A COMPACT DATA ACQUISITION SYSTEM FOR GBT READOUT OVER 10G ETHERNET 22/05/2017 TIPP PAOLO DURANTE - MINIDAQ1 1
MiniDAQ1 A COMPACT DATA ACQUISITION SYSTEM FOR GBT READOUT OVER 10G ETHERNET 22/05/2017 TIPP 2017 - PAOLO DURANTE - MINIDAQ1 1 Overview LHCb upgrade Optical frontend readout Slow control implementation
More informationPROOF-Condor integration for ATLAS
PROOF-Condor integration for ATLAS G. Ganis,, J. Iwaszkiewicz, F. Rademakers CERN / PH-SFT M. Livny, B. Mellado, Neng Xu,, Sau Lan Wu University Of Wisconsin Condor Week, Madison, 29 Apr 2 May 2008 Outline
More informationCommunication has significant impact on application performance. Interconnection networks therefore have a vital role in cluster systems.
Cluster Networks Introduction Communication has significant impact on application performance. Interconnection networks therefore have a vital role in cluster systems. As usual, the driver is performance
More informationInvestigation of High-Level Synthesis tools applicability to data acquisition systems design based on the CMS ECAL Data Concentrator Card example
Journal of Physics: Conference Series PAPER OPEN ACCESS Investigation of High-Level Synthesis tools applicability to data acquisition systems design based on the CMS ECAL Data Concentrator Card example
More informationProduct Specification. Shuttle XPC System J4 4100BA. Economic entry-level Mini-PC. Feature Highlights.
Economic entry-level Mini-PC The Shuttle XPC J4 4100BA is a Mini-PC with Intel Pentium processor with Socket 775. The new J4 front panel comes with a removable acrylic plate which allows to create individual
More informationHera-B DAQ System and its self-healing abilities
Hera-B DAQ System and its self-healing abilities V.Rybnikov, DESY, Hamburg 1. HERA-B experiment 2. DAQ architecture Read-out Self-healing tools Switch SLT nodes isolation 3. Run control system 4. Self-healing
More informationIdentifying Performance Bottlenecks with Real- World Applications and Flash-Based Storage
Identifying Performance Bottlenecks with Real- World Applications and Flash-Based Storage TechTarget Dennis Martin 1 Agenda About Demartek Enterprise Data Center Environments Storage Performance Metrics
More informationDetector Control LHC
Detector Control Systems @ LHC Matthias Richter Department of Physics, University of Oslo IRTG Lecture week Autumn 2012 Oct 18 2012 M. Richter (UiO) DCS @ LHC Oct 09 2012 1 / 39 Detectors in High Energy
More informationConference The Data Challenges of the LHC. Reda Tafirout, TRIUMF
Conference 2017 The Data Challenges of the LHC Reda Tafirout, TRIUMF Outline LHC Science goals, tools and data Worldwide LHC Computing Grid Collaboration & Scale Key challenges Networking ATLAS experiment
More informationEvaluation of the LDC Computing Platform for Point 2
Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006 Purpose Background: Test the machine (X6DHE-XB) as LDC with 6 D-RORCs
More informationSegmentation with Paging. Review. Segmentation with Page (MULTICS) Segmentation with Page (MULTICS) Segmentation with Page (MULTICS)
Review Segmentation Segmentation Implementation Advantage of Segmentation Protection Sharing Segmentation with Paging Segmentation with Paging Segmentation with Paging Reason for the segmentation with
More informationDatabase Services at CERN with Oracle 10g RAC and ASM on Commodity HW
Database Services at CERN with Oracle 10g RAC and ASM on Commodity HW UKOUG RAC SIG Meeting London, October 24 th, 2006 Luca Canali, CERN IT CH-1211 LCGenève 23 Outline Oracle at CERN Architecture of CERN
More informationChapter 8: Input and Output. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V.
8-1 Principles of Computer Architecture Miles Murdocca and Vincent Heuring 8-2 Chapter Contents 8.1 Simple Bus Architectures 8.2 Bridge-Based Bus Architectures 8.3 Communication Methodologies 8.4 Case
More informationThe ATLAS EventIndex: Full chain deployment and first operation
The ATLAS EventIndex: Full chain deployment and first operation Álvaro Fernández Casaní Instituto de Física Corpuscular () Universitat de València CSIC On behalf of the ATLAS Collaboration 1 Outline ATLAS
More informationBlueGene/L. Computer Science, University of Warwick. Source: IBM
BlueGene/L Source: IBM 1 BlueGene/L networking BlueGene system employs various network types. Central is the torus interconnection network: 3D torus with wrap-around. Each node connects to six neighbours
More informationLenovo RD240 storage system
Certification Document Lenovo RD20 8 th June 2010 ver. 1.0 Lenovo RD20 storage system 1 Certification Document Lenovo RD20 8 th June 2010 ver. 1.0 Table of contents Test description and environment 3 Test
More informationPC-based data acquisition II
FYS3240 PC-based instrumentation and microcontrollers PC-based data acquisition II Data streaming to a storage device Spring 2015 Lecture 9 Bekkeng, 29.1.2015 Data streaming Data written to or read from
More informationA Fast Ethernet Tester Using FPGAs and Handel-C
A Fast Ethernet Tester Using FPGAs and Handel-C R. Beuran, R.W. Dobinson, S. Haas, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu Copyright 2000 OPNET Technologies, Inc. The Large Hadron Collider at CERN
More informationA MIMD Multi Threaded Processor
F. Lesser, www.ti.uni-hd.de A MIMD Multi Threaded Processor Falk Lesser V. Angelov, J. de Cuveland, V. Lindenstruth, C. Reichling, R. Schneider, M.W. Schulz Kirchhoff Institute for Physics University Heidelberg,
More informationSoftware and computing evolution: the HL-LHC challenge. Simone Campana, CERN
Software and computing evolution: the HL-LHC challenge Simone Campana, CERN Higgs discovery in Run-1 The Large Hadron Collider at CERN We are here: Run-2 (Fernando s talk) High Luminosity: the HL-LHC challenge
More informationReal Parallel Computers
Real Parallel Computers Modular data centers Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra, Meuer, Simon Parallel Computing 2005 Short history
More informationLow-Power, Networked MIMD Processor for Particle Physics
Low-Power, Networked MIMD Processor for Particle Physics Outline Introduction to High Energy Physics Introduction to Triggers ALICE TRD Trigger Architecture The MIMD Processor Tests and Measurements Summary
More informationParallel Data Mining on a Beowulf Cluster
Parallel Data Mining on a Beowulf Cluster Peter Strazdins, Peter Christen, Ole M. Nielsen and Markus Hegland http://cs.anu.edu.au/ Peter.Strazdins (/seminars) Data Mining Group Australian National University,
More informationModeling and Validating Time, Buffering, and Utilization of a Large-Scale, Real-Time Data Acquisition System
Modeling and Validating Time, Buffering, and Utilization of a Large-Scale, Real-Time Data Acquisition System Alejandro Santos, Pedro Javier García, Wainer Vandelli, Holger Fröning The 2017 International
More informationWS600/H1 BASIC SYSTEM
WS600/H1 Embedded & Industrial PCs INTERNATIONAL PRODUCTS AND CONFIGURATIONS WS600/H1 BASIC SYSTEM WS600/H1 basic configuration LCD TFT 12.1" Touch-Screen 12.1" Intel Celeron M 1.5GHz 256 MB RAM kit HDD
More informationChapter 13: Mass-Storage Systems. Disk Scheduling. Disk Scheduling (Cont.) Disk Structure FCFS. Moving-Head Disk Mechanism
Chapter 13: Mass-Storage Systems Disk Scheduling Disk Structure Disk Scheduling Disk Management Swap-Space Management RAID Structure Disk Attachment Stable-Storage Implementation Tertiary Storage Devices
More informationChapter 13: Mass-Storage Systems. Disk Structure
Chapter 13: Mass-Storage Systems Disk Structure Disk Scheduling Disk Management Swap-Space Management RAID Structure Disk Attachment Stable-Storage Implementation Tertiary Storage Devices Operating System
More informationNetworking for Data Acquisition Systems. Fabrice Le Goff - 14/02/ ISOTDAQ
Networking for Data Acquisition Systems Fabrice Le Goff - 14/02/2018 - ISOTDAQ Outline Generalities The OSI Model Ethernet and Local Area Networks IP and Routing TCP, UDP and Transport Efficiency Networking
More information3U CompactPCI Intel SBCs F14, F15, F17, F18, F19P
3U CompactPCI Intel SBCs F14, F15, F17, F18, F19P High computing and graphics performance with forward compatibility for a wide range of industrial applications. 1 Content Processor roadmap Technical data
More informationA L I C E Computing Model
CERN-LHCC-2004-038/G-086 04 February 2005 A L I C E Computing Model Computing Project Leader Offline Coordinator F. Carminati Y. Schutz (Editors on behalf of the ALICE Collaboration) i Foreword This document
More informationCS420: Operating Systems. Mass Storage Structure
Mass Storage Structure James Moscola Department of Physical Sciences York College of Pennsylvania Based on Operating System Concepts, 9th Edition by Silberschatz, Galvin, Gagne Overview of Mass Storage
More informationFile Memory for Extended Storage Disk Caches
File Memory for Disk Caches A Master s Thesis Seminar John C. Koob January 16, 2004 John C. Koob, January 16, 2004 File Memory for Disk Caches p. 1/25 Disk Cache File Memory ESDC Design Experimental Results
More informationLectures More I/O
Lectures 24-25 More I/O 1 I/O is slow! How fast can a typical I/O device supply data to a computer? A fast typist can enter 9-10 characters a second on a keyboard. Common local-area network (LAN) speeds
More informationarxiv: v1 [nucl-ex] 26 Oct 2008
1 arxiv:0810.4723v1 [nucl-ex] 26 Oct 2008 TRB for HADES and FAIR experiments at GSI I. FROHLICH, C. SCHRADER, H. STROBELE, J. STROTH, A.TARANTOLA Institut fur Kernphysik, Johann Goethe-Universitat, 60486
More informationWorldwide Production Distributed Data Management at the LHC. Brian Bockelman MSST 2010, 4 May 2010
Worldwide Production Distributed Data Management at the LHC Brian Bockelman MSST 2010, 4 May 2010 At the LHC http://op-webtools.web.cern.ch/opwebtools/vistar/vistars.php?usr=lhc1 Gratuitous detector pictures:
More informationNetwork Design Considerations for Grid Computing
Network Design Considerations for Grid Computing Engineering Systems How Bandwidth, Latency, and Packet Size Impact Grid Job Performance by Erik Burrows, Engineering Systems Analyst, Principal, Broadcom
More informationModeling Resource Utilization of a Large Data Acquisition System
Modeling Resource Utilization of a Large Data Acquisition System Alejandro Santos CERN / Ruprecht-Karls-Universität Heidelberg On behalf of the ATLAS Collaboration 1 Outline Introduction ATLAS TDAQ Simulation
More informationarxiv: v2 [nucl-ex] 6 Nov 2008
The TRB for HADES and FAIR experiments at GSI 1 I. FRÖHLICH, J. MICHEL, C. SCHRADER, H. STRÖBELE, J. STROTH, A.TARANTOLA Institut für Kernphysik, Goethe-Universität, 60486 Frankfurt, Germany arxiv:0810.4723v2
More informationCS370 Operating Systems
CS370 Operating Systems Colorado State University Yashwant K Malaiya Spring 2018 Lecture 24 Mass Storage, HDFS/Hadoop Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 FAQ What 2
More information