SmartFusion2 MSS. DDR Memory Simulation
|
|
- MargaretMargaret Sparks
- 6 years ago
- Views:
Transcription
1 SmartFusion2 MSS DDR Memory Simulation
2 SmartFusion2 MSS DDR Memory Simulation Table of Contents Introduction Design Testbench Setup for DDR Memory Simulation Design Setup Testbench Setup - Memory Model Integration Testbench Example BFM Simulation Setup for DDR Memory Simulation Accessing DDR Memory Space and Base Addresses DDR Memory Space Access Example SmartFusion2 Example with Cortex-M3 as Master IGLOO2 Example (AHB/AXI Fabric Master) Simulation Timescale and 3rd-party DDR Memory Simulation Model A Product Support Customer Service Customer Technical Support Center Technical Support Website Contacting the Customer Technical Support Center ITAR Technical Support
3 Introduction SmartFusion2 devices included embedded DDR controllers, intended to control an off-chip DDR memory. This document describes the steps required to simulate the configuration and usage of the DDR controller to access a DDR memory. To simulate a design with a DDR Memory: 1. Set up your design and testbench. 2. Set up BFM simulation (set DDR Memory read/write operations). 3. Run simulation. 3
4 1 Design Testbench Setup for DDR Memory Simulation Design Setup Begin your design setup by creating a design using System Builder or by writing HDL. Microsemi recommends using System Builder. When you use System Builder to build your design it automatically manages APB configuration bus setup and the DDR Controller connections. To set up your design from System Builder: 1. Include MDDR/FDDR in your top level design. In the System Builder GUI, select MDDR and FDDR in the Device Features page. 2. Configure the MDDR or FDDR in the System Builder Memories page. Specify or configure the parameters in the relevant tabs of the DDR Configurator (General, Memory Initialization, Memory Timing) per the type and features of the external DDR memory used in your design. The configuration shown in Figure 1-1 is used to configure the MDDR to access a DDR2 Memory, using a DDR PHY width of 16 bits, no ECC, a burst length of 8, and a DDR Memory settling time of 200 us. Note: If the DDR Memory model fails to initialize correctly, you may need to increase the settling time. Consult your DDR Memory vendor's documentation for settling time specifications. Figure 1-1 MDDR/FDDR Configurator in System Builder Alternatively, you can click Import Configuration to import an existing working Register file to configure the DDR controllers. 3. Proceed through the rest of the pages in System Builder to complete the top level System Builder block. The generated System Builder block will have the pads exposed at the top level for you to connect to the DDR memory block. 4
5 [Document Title] 4. Connect the Datapath bus in the SmartDesign Canvas (if necessary). This step involves connecting the AXI or AHB Bus interfaces of the MDDR/FDDR to the bus Master. This is necessary in the case of a fabric Master accessing the MDDR, or in any use case involving the FDDR. The Cortex-M3 has a hardwired connection to the MDDR. Therefore, if your design does not have any fabric Master, and does not have the Cortex-M3 accessing the FDDR, it is not necessary to set up the datapath between the Cortex-M3 and the MDDR. 5. Generate the top level design in SmartDesign Canvas. Testbench Setup - Memory Model Integration A correctly constructed Libero SoC design that uses a DDR Memory has a set of DDR pads exposed at the top level. For the MDDR, these pads are called MDDR _* (Figure 1-2). For the FDDR, they are called FDDR_*. These pads are intended to be connected to the DDR memory. Figure 1-2 MSS Instance in SmartDesign Showing MDDR DRAM PADs To simulate your application correctly you must integrate a memory model in the testbench (Figure 1-3). You can: Use Microsemi s DDR Memory Simulation Model and the SmartDesign testbench. Use a third-party DDR Memory Simulation model and the SmartDesign Testbench. 5
6 Use a third-party DDR Memory Simulation Model and a user HDL testbench. Figure 1-3 Testbench Overview Memory Model Integration Using Microsemi s DDR Memory Simulation Model and the SmartDesign Testbench Microsemi provides a DDR Memory Simulation Model (SimDRAM) for DDR memory simulation. This is a Microsemi IP in the Microsemi Repository and available for download in the Libero Catalog. It is a generic DDR memory simulation model that emulates DDR/DDR2/LPDDR DRAM (non-timing) functionality. To use the DDR Memory Simulation Model and SmartDesign testbench: 1. In the Design Flow window, click Create SmartDesign Testbench. 2. Enter a name for your testbench. A SmartDesign Testbench Canvas opens. 3. In the Catalog, select the Generic DDR Memory Simulation Model IP. Click and drag the IP onto the SmartDesign Testbench Canvas. You must select Simulation Mode in the Catalog to display the DDR Simulation Model IP. It is listed under Memory & Controllers. 4. Click and drag the DDR Memory Model into the SmartDesign Testbench Canvas. Figure 1-4 Generic DDR Memory Simulation Model 6
7 [Document Title] 5. Configure the SimDRAM model to match the MDDR/FDDR's parameters (Figure 1-5). Refer to the SimDRAM: Generic DDR Memory Simulation Core User Guide for details on how to configure the SimDRAM. Microsemi's DDR Memory Simulation Core can be configured to model the nontiming functionality of a DDR2, DDR3 or LPDDR. In all cases it models non-timing functionality. Figure 1-5 SimDRAM Configurator 6. Connect the MDDR/FDDR pads of the System Builder Block to the DDR_PADS of the SimDram_0 Instance (Figure 1-6, Figure 1-7 and Figure 1-8) Tie MDDR/FDDR_DQS_TMATCH_0_OUT and MDDR/FDDR_DQS_TMATCH_0_IN together if you are not using FIFO. Mark the output port of the MDDR Controller MDDR_RESET_N unused if your SimDRAM model is configured for DDR2. Connect this output port to DRAM_RESET_N of the SimDRAM model if it is configured for DDR3. 7
8 Mark output port DRAM_RDQS_N[1:0] of the SimDRAM model unused for DDR2. Figure 1-6 MDDR Controller and SimDRAM_0 (Configured as DDR2) Pad Connections Figure 1-7 MDDR Controller and SimDRAM_0 (Configured as DDR3) Pad Connections 8
9 [Document Title] Figure 1-8 MDDR Controller and SimDRAM_0 (Configured as LPDDR) Pad Connections 7. Click the Generate icon in the SmartDesign Testbench Canvas to generate the Testbench (Figure 1-9). Figure 1-9 Connecting the MDDR/FDDR Pads to Microsemi's DDR Memory Simulation Model on the SmartDesign Testbench Canvas The Stimulus Hierarchy window displays the Hierarchy of the SmartDesign Testbench that instantiates the System Builder Block and the SimDRAM DDR Simulation Model. It also generates an HDL 9
10 Testbench that is ready for use in simulation (Figure 1-10). Figure 1-10 Stimulus Hierarchy Window with the SmartDesign Testbench and Microsemi DDR Memory Model Use a Third-Party DDR Memory Simulation Model and the SmartDesign Testbench To use a third-party DDR Memory Simulation model and SmartDesign Testbench: 1. Obtain the DDR Memory Model from the DDR Memory vendor of your choice. This should correspond to the actual DDR Memory you intend to use in your application. 2. Import the third-party DDR Memory Simulation Model into the Libero SoC Project as a stimulus HDL file. 3. From the Design Flow window, invoke SmartDesign Testbench to create your top level SmartDesign Testbench and give it a name. 4. Click and drag the third-party DDR Memory Simulation Model (HDL file) into the SmartDesign Testbench canvas. 5. Connect the MDDR/FDDR pads of the System Builder block (DUT) to the third-party Memory Model. If the third-party DDR memory simulation model has an address bus width different than the MDDR/FDDR, you may have to slice the address bus and mark the extra address bits unused. 6. Click the Generate icon in the SmartDesign Testbench Canvas to generate the Testbench component. 10
11 [Document Title] Use a Third-Party DDR Memory Simulation Model and a User HDL Testbench To use a third-party DDR Memory Simulation model with a user HDL testbench: 1. Obtain the DDR Memory Model from the DDR Memory vendor of your choice. This should correspond to the actual DDR Memory you intend to use in your application. If you use System Builder, it will automatically generate a testbench for you in the following directory: <Project>/component/work/<top_level_name>/testbench.v(hd) 2. Modify the autogenerated HDL testbench (testbench.v or testbench.vhd) to connect the memory model as follows: Add an include statement to include the Memory Model HDL file. Instantiate the Memory Model in the testbench.v or testbench.vhd. Connect the MDDR/FDDR pad signals to the Memory Model instance. 3. If necessary: edit the timescale in the Verilog testbench to match the timescale used in your DDR simulation model. Testbench Example If you use a DDR Memory Simulation Model of your choice from a third-party vendor, you must edit the auto-generated HDL testbench to include the DDR Simulation Model in your design and make the connections to the Testbench. The following is a Verilog testbench that instantiates a DDR2 Memory Model and connects it to the DUT. // Created by Actel SmartDesign Tue Jan 24 22:09: // Testbench Template // This is a basic testbench that instantiates your design with basic // clock and reset pins connected. If your design has special // clock/reset or testbench driver requirements then you should // copy this file and modify it. `timescale 1ps/1fs //Edit and use a timescale that matches the timescale of your model `include "ddr2.v" //Add the include statement to include the ddr2 memory model file module testbench; parameter SYSCLK_PERIOD = 10000; // 100MHz reg SYSCLK; reg NSYSRESET; // Input ports in M3_MDDR wire MDDR_DQS_TMATCH_0_IN; // Output ports in M3_MDDR wire [15:0] MDDR_ADDR; wire [2:0] MDDR_BA; wire MDDR_CAS_N; wire MDDR_CKE; wire MDDR_CLK; wire MDDR_CLK_N; wire MDDR_CS_N; wire MDDR_DQS_TMATCH_0_OUT; wire MDDR_ODT; wire MDDR_RAS_N; wire MDDR_RESET_N; 11
12 wire MDDR_WE_N; // Inout ports in M3_MDDR wire [1:0] MDDR_DM_RDQS; wire [15:0] MDDR_DQ; wire [1:0] MDDR_DQS; wire [1:0] MDDR_DQS_N; initial begin SYSCLK = 1'b0; NSYSRESET = 1'b0; end // Reset Pulse initial begin #(SYSCLK_PERIOD * 1000 ) NSYSRESET = 1'b1; end // 10MHz Clock Driver #(SYSCLK_PERIOD / 2.0) SYSCLK <=!SYSCLK; // Instantiate Unit Under Test: M3_MDDR_PI M3_MDDR_PI M3_MDDR_PI_0 ( // Inputs.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_OUT),.DEVRST_N(NSYSRESET), ); // Outputs.MDDR_CAS_N(MDDR_CAS_N ),.MDDR_CKE(MDDR_CKE ),.MDDR_CLK(MDDR_CLK ),.MDDR_CLK_N(MDDR_CLK_N ),.MDDR_CS_N(MDDR_CS_N ),.MDDR_ODT( MDDR_ODT),.MDDR_RAS_N( MDDR_RAS_N ),.MDDR_RESET_N(MDDR_RESET_N),.MDDR_WE_N(MDDR_WE_N),.MDDR_ADDR(MDDR_ADDR),.MDDR_BA(MDDR_BA),.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT), // Inouts.MDDR_DM_RDQS(MDDR_DM_RDQS),.MDDR_DQS(MDDR_DQS),.MDDR_DQS_N(MDDR_DQS_N),.MDDR_DQ(MDDR_DQ) // Instantiate DDR2: ddr2 Memory Model 12
13 [Document Title] ddr2 u_ddr2_16_i0 (.ck(mddr_clk),.ck_n(mddr_clk_n),.cke(mddr_cke),.cs_n(mddr_cs_n),.ras_n(mddr_ras_n ),.cas_n(mddr_cas_n),.we_n(mddr_we_n),.dm_rdqs(mddr_dm_rdqs[1:0]),.ba(mddr_ba),.addr(mddr_addr[13:0]),.dq(mddr_dq[15:0]),.dqs(mddr_dqs[1:0]),.dqs_n(mddr_dqs_n[1:0]),.rdqs_n(),.odt(mddr_odt) ); endmodule When you have correctly edited the testbench to include the DDR Memory Model and made the correct connections, the Stimulus Hierarchy window displays the User Testbench and the DDR Memory Model from the Third-Party Vendor (Figure 1-11). Figure 1-11 Stimulus Hierarchy with User-Generated Testbench and DDR Memory Model from a Third-Party Vendor 13
14 2 BFM Simulation Setup for DDR Memory Simulation Please refer to the SmartFusion2 FPGA Microcontroller Subsystem BFM Simulation Guide for general guidelines on BFM simulations for SmartFusion2 designs. Accessing DDR Memory Space and Base Addresses You can access DDR Memory from the following masters: Cortex-M3 (SmartFusion2 Only) HPDMA (SmartFusion2 and IGLOO2) AHB/AXI Fabric Master (SmartFusion2 and IGLOO2) The memory address space can be found in the Memory Mapping page (last page) of System Builder. During simulations, the base addresses are: MDDR (Memory Space): 0xA xD FDDR (Memory Space): 0x0 (depending on which AHB/AXI slot the FDDR memory interface is connected to) 14
15 3 DDR Memory Space Access Example SmartFusion2 and IGLOO2 DDR simulation examples are provided below. SmartFusion2 Example with Cortex-M3 as Master The following is a user.bfm file that simulates writing and reading the MDDR (with Cortex M-3 as the master). #=========================================================== # Enter your BFM commands in this file. # # Syntax: # # # memmap resource_name base_address; # # write width resource_name byte_offset data; # read width resource_name byte_offset; # readcheck width resource_name byte_offset data; # #=========================================================== memmap M_DDR0_SPACE_0 memmap M_DDR0_SPACE_1 memmap M_DDR0_SPACE_2 memmap M_DDR0_SPACE_3 0xA ; //Base Address from Data Sheet 0xB ; //Base Address from Data Sheet 0xC ; //Base Address from Data Sheet 0xD ; //Base Address from Data Sheet include "subsystem.bfm" procedure user_main; # perform subsystem initialization routine call subsystem_init; # add your BFM commands below: print "MDDR TEST STARTS"; write w M_DDR0_SPACE_0 0x0000 0xA1B2C3D4 ; write w M_DDR0_SPACE_0 0x0004 0x ; write w M_DDR0_SPACE_0 0x0008 0xD7D7E1E1 ; write w M_DDR0_SPACE_0 0x000C 0xA5DEF6E7 ; readcheck w M_DDR0_SPACE_0 0x0000 0xA1B2C3D4; readcheck w M_DDR0_SPACE_0 0x0004 0x ; readcheck w M_DDR0_SPACE_0 0x0008 0xD7D7E1E1 ; readcheck w M_DDR0_SPACE_0 0x000C 0xA5DEF6E7 ; write w M_DDR0_SPACE_1 0x0010 0xA1A2A3A4 ; write w M_DDR0_SPACE_1 0x0014 0xB1B2B3B4 ; write w M_DDR0_SPACE_1 0x0018 0xC1C2C3C4 ; write w M_DDR0_SPACE_1 0x001C 0xD1D2D3D4 ; readcheck w M_DDR0_SPACE_1 0x0010 0xA1A2A3A4 ; readcheck w M_DDR0_SPACE_1 0x0014 0xB1B2B3B4 ; readcheck w M_DDR0_SPACE_1 0x0018 0xC1C2C3C4 ; readcheck w M_DDR0_SPACE_1 0x001C 0xD1D2D3D4 ; 15
16 write w M_DDR0_SPACE_2 0x0020 0xE1E2E3E4 ; write w M_DDR0_SPACE_2 0x0024 0xD1D2D3D4 ; write w M_DDR0_SPACE_2 0x0028 0x ; write w M_DDR0_SPACE_2 0x002C 0x ; readcheck w M_DDR0_SPACE_2 0x0020 0xE1E2E3E4 ; readcheck w M_DDR0_SPACE_2 0x0024 0xD1D2D3D4 ; readcheck w M_DDR0_SPACE_2 0x0028 0x ; readcheck w M_DDR0_SPACE_2 0x002C 0x ; write w M_DDR0_SPACE_3 0x0030 0x ; write w M_DDR0_SPACE_3 0x0034 0x ; write w M_DDR0_SPACE_3 0x0038 0x ; write w M_DDR0_SPACE_3 0x003C 0x ; readcheck w M_DDR0_SPACE_3 0x0030 0x ; readcheck w M_DDR0_SPACE_3 0x0034 0x ; readcheck w M_DDR0_SPACE_3 0x0038 0x ; readcheck w M_DDR0_SPACE_3 0x003C 0x ; print "MDDR TEST ENDS"; return IGLOO2 Example (AHB/AXI Fabric Master) For IGLOO2, you may have a custom AHB/AXI fabric Master access the MDDR. In this case, your Fabric Master performs the transactions shown in Table 3-1. Table 3-1 IGLOO2 READ and WRITE Transactions Read/Write Base Address Data write 0xA xa1b2c3d4 write 0xA x write 0xB xa1a2a3a4 write 0xB xb1b2b3b4 read 0xA (expected): 0xa1b2c3d4 read 0xA (expected): 0x read 0xB (expected) 0xa1a2a3a4 read 0xB (expected) 0xb1b2b3b4 16
17 [Document Title] Simulation Timescale and 3rd-party DDR Memory Simulation Model The SmartDesign or HDL testbench from Libero has a timescale of 1 ns/100 ps by default. This timescale directive is not passed to the 3rd-party DDR memory simulation model. To have the timescale directive passed from the Testbench to the DDR memory simulation model, you must add an include statement in the HDL testbench, such as: 'include "ddr2.v" If the memory model does not have a timescale, refer to the vendor's documentation and add a timescale directive to the DDR simulation memory model per vendor's specifications. Alternatively, do both of the following to the HDL testbench: 1. Add an include statement to include the DDR Memory simulation model. 2. Change the timescale from Libero's default timescale to match the DDR memory simulation model's specification from vendor. 17
18 A Product Support Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services. Customer Service Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization. From North America, call From the rest of the world, call Fax, from anywhere in the world, Customer Technical Support Center Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions. Technical Support Website Visit the Customer Support website ( for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website. You can browse a variety of technical and non-technical information on the SoC home page, at Contacting the Customer Technical Support Center Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by or through the Microsemi SoC Products Group website. You can communicate your technical questions to our address and receive answers back by , fax, or phone. Also, if you have design problems, you can your design files to receive assistance. We constantly monitor the account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request. The technical support address is soc_tech@microsemi.com. 18
19 My Cases Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases. Outside the U.S. Customers needing assistance outside the US time zones can either contact technical support via or contact a local sales office. Sales office listings can be found at ITAR Technical Support For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select Yes in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page. Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA USA Within the USA: +1 (949) Sales: +1 (949) Fax: +1 (949) Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners /04.14
SmartFusion2 MSS. SPI Configuration
SmartFusion2 MSS SPI Configuration SmartFusion2 MSS SPI Configuration Table of Contents Introduction...................................................................... 3 1 Configuration Options...............................................................
More informationSmartFusion2 MSS. CAN Configuration
SmartFusion2 MSS CAN Configuration SmartFusion2 MSS CAN Configuration Table of Contents Introduction...................................................................... 3 1 Configuration Options...............................................................
More informationCoreConfigMaster v2.1. Handbook
CoreConfigMaster v2.1 Handbook CoreConfigMaster v2.1 Handbook Table of Contents Introduction... 3 Core Overview... 3 Key Features... 3 Supported Microsemi FPGA Families... 3 Core Version... 3 Interface
More informationCoreResetP v7.0. Handbook
CoreResetP v7.0 Handbook CoreResetP v5.1 Handbook Table of Contents Introduction... 3 Core Overview... 3 Key Features... 4 Supported Microsemi FPGA Families... 4 Core Version... 4 Interface Description...
More informationSmartFusion2 MSS. I2C Configuration
SmartFusion2 MSS I2C Configuration SmartFusion2 MSS I2C Configuration Table of Contents Introduction...................................................................... 3 1 Configuration Options...............................................................
More informationSmartFusion2 MSS. MMUART Configuration
SmartFusion2 MSS MMUART Configuration SmartFusion2 MSS MMUART Configuration Table of Contents Introduction...................................................................... 3 1 Configuration Options...............................................................
More informationCoreHPDMACtrl v2.1. Handbook
CoreHPDMACtrl v2. Handbook CoreHPDMACtrl v2. Handbook Table of Contents Introduction...5 General Description... 5 Key Features... 5 Core Version... 5 Supported Families... 5 Utilization and Performance...
More informationSmartDesign MSS. Configurator Overview
SmartDesign MSS Configurator Overview Libero IDE Software Table of Contents Introduction...................................................................... 3 1 Design Flow......................................................................
More informationAccessing External SDRAM through Fabric. Libero SoC Flow Tutorial for the SmartFusion2 SoC FPGA Superseded
Accessing External SDRAM through Fabric Libero SoC Flow Tutorial for the SmartFusion2 SoC FPGA Accessing External SDRAM through Fabric: Libero SoC Flow Tutorial for the SmartFusion2 SoC FPGA Table of
More informationCoreAHBtoAPB3 v3.1. Handbook
CoreAHBtoAPB3 v3.1 Handbook CoreAHBtoAPB3 v3.1 Handbook Table of Contents Introduction... 3 Core Overview... 3 Key Features... 3 Supported Microsemi FPGA Families... 3 Core Version... 4 Supported Interfaces...
More informationSmartFusion2 - Accessing External SDRAM through Fabric - Libero SoC v11.5 TU0311 Tutorial. Superseded
SmartFusion2 - Accessing External SDRAM through Fabric - Libero SoC v11.5 TU0311 Tutorial Table of Contents Table of Contents Accessing External SDRAM through Fabric - Libero SoC v11.5... 3 Introduction...
More informationSmartFusion2 and IGLOO2. High Speed Serial Interface Configuration
SmartFusion2 and IGLOO2 High Speed Serial Interface Configuration SmartFusion2 and IGLOO2 High Speed Serial Interface Configuration Table of Contents Introduction......................................................................
More informationVHDL VITAL. Simulation Guide For Libero SoC v11.8
VHDL VITAL Simulation Guide For Libero SoC v11.8 VHDL VITAL Simulation Guide Table of Contents Introduction...................................................................... 3 Document Assumptions......................................................................
More informationCoreSMIP v2.0. Handbook
CoreSMIP v2.0 Handbook CoreSMIP v2.0 Handbook Table of Contents Introduction... 3 Core Overview... 3 Key Features... 3 Supported FPGA Families... 3 Core Version... 3 Interface Description... 5 Parameters...
More informationSmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User s Guide
SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User s Guide SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User's Guide Table of Contents SmartFusion2
More informationCoreAPB3 v4.1. Handbook
CoreAPB3 v4.1 Handbook CoreAPB3 v4.1 Handbook Table of Contents Introduction... 3 Core Overview... 3 Key Features... 5 Supported Microsemi FPGA Families... 5 Core Version... 5 Supported Interfaces... 5
More informationSmartDesign MSS. Cortex TM -M3 Configuration
SmartDesign MSS Cortex TM -M3 Configuration Libero IDE Software Table of Contents Configuration Options.............................................................. 3 Configuration Options.......................................................................
More informationUG0446 User Guide SmartFusion2 and IGLOO2 FPGA High Speed DDR Interfaces
UG0446 User Guide SmartFusion2 and IGLOO2 FPGA High Speed DDR Interfaces Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1
More informationSmartDesign MSS. ACE Simulation
SmartDesign MSS ACE Simulation Libero IDE Software Table of Contents Introduction...................................................................... 3 1 Creating the Design................................................................
More informationSmartDesign MSS. Embedded FlashROM (efrom) Configuration
SmartDesign MSS Embedded FlashROM (efrom) Configuration Libero IDE Software Table of Contents Configuring Memory Regions........................................................ 3 Creating a Region..........................................................................
More informationCoreGPIO v3.1. Handbook
CoreGPIO v3.1 Handbook Table of Contents Introduction...5 Core Overview... 5 Key Features... 5 Supported Families... 5 Core Version... 6 Supported Interfaces... 6 Device Utilization and Performance...
More informationSPI-DirectC v1.1. User s Guide
SPI-DirectC v1.1 User s Guide SPI-DirectC v1.1 User s Guide Table of Contents 1 System Overview.................................................................. 4 Systems with Direct Access to Memory..........................................................
More informationCoreMDIO_APB v2.0. Handbook
CoreMDIO_APB v2.0 Handbook Revision History Date Revision Change August 2015 1 Initial release Confidentiality Status This is a non-confidential document. 2 CoreMDIO_APB v2.0 Handbook Table of Contents
More informationCoreSDLC Driver User s Guide. Version 2.0
CoreSDLC Driver User s Guide Version 2.0 Table of Contents Introduction... 5 Features... 5 Supported Hardware IP... 5 Files Provided... 7 Documentation... 7 Driver Source Code... 7 Example Code... 7 Driver
More informationSmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to DDR Memory User s Guide
SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to DDR Memory User s Guide SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to DDR Memory User s Guide Table of Contents SmartFusion2
More informationDigital Mixed Signal Power Manager. Tutorial
Digital Mixed Signal Power Manager Tutorial Digital Mixed Signal Power Manager Tutorial Table of Contents Introduction... 3 Requirements for this Tutorial... 3 Additional Resources Online... 3 Setting
More informationMixed Signal Power Manager Tutorial
Mixed Signal Power Manager Tutorial Mixed Signal Power Manager Tutorial Table of Contents Introduction...................................................................... 3 Requirements for this Tutorial.................................................................
More informationDSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial
DSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial Table of Contents Introduction... 3 Tutorial Requirements... 3 Synphony Model Compiler ME (Microsemi
More informationInterrupting SmartFusion MSS Using FABINT
Application Note AC339 Interrupting SmartFusion MSS Using FABINT Table of Contents Introduction................................................ 1 Design Example Overview........................................
More informationDG0633 Demo Guide IGLOO2 FPGA CoreTSE MAC 1000 Base-T Loopback Demo - Libero SoC v11.7 SP2
DG0633 Demo Guide IGLOO2 FPGA CoreTSE MAC 1000 Base-T Loopback Demo - Libero SoC v11.7 SP2 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside
More informationSmartFusion2. Two-Port Large SRAM Configuration
SmartFusion2 Two-Port Large SRAM Configuration SmartFusion2 Two-Port Large SRAM Configuration Table of Contents Introduction...................................................................... 3 1 Functionality......................................................................
More informationUG0649 User Guide. Display Controller. February 2018
UG0649 User Guide Display Controller February 2018 Contents 1 Revision History... 1 1.1 Revision 5.0... 1 1.2 Revision 4.0... 1 1.3 Revision 3.0... 1 1.4 Revision 2.0... 1 1.5 Revision 1.0... 1 2 Introduction...
More informationSmartFusion IEEE 1588 Reference Design User s Guide
SmartFusion IEEE 1588 Reference Design User s Guide SmartFusion IEEE 1588 Reference Design User s Guide Table of Contents Introduction......................................................................
More informationUG0644 User Guide. DDR AXI Arbiter. February 2018
UG0644 User Guide DDR AXI Arbiter February 2018 Contents 1 Revision History... 1 1.1 Revision 5.0... 1 1.2 Revision 4.0... 1 1.3 Revision 3.0... 1 1.4 Revision 2.0... 1 1.5 Revision 1.0... 1 2 Introduction...
More informationAC0446 Application Note Optimization Techniques to Improve DDR Throughput for RTG4 Devices - Libero SoC v11.8 SP2
AC0446 Application Note Optimization Techniques to Improve DDR Throughput for RTG4 Devices - Libero SoC v11.8 SP2 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA:
More informationMicrosemi IP Cores Accelerate the Development Cycle and Lower Development Costs
Microsemi IP Cores Accelerate the Development Cycle and Lower Development Costs October 2014 Introduction Today s FPGAs and System-on-Chip (SoC) FPGAs offer vast amounts of user configurable resources
More informationUG0648 User Guide Motor Control Libero Project
UG0648 User Guide Motor Control Libero Project Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949)
More informationCore System Services Lab - How to Use. Revision 4.0
Core System Services Lab - How to Use Revision 4.0 February 2016 Table of Contents Introduction... 3 Design Description... 4 Components Used... 4 Software Requirements... 5 System Requirements... 5 Hardware
More informationCoreRGMII v2.0. Handbook
CoreRGMII v2.0 Handbook CoreRGMII v2.0 Handbook Table of Contents Introduction... 3 Core Overview... 3 Core Version... 3 Supported Families... 3 Key Features... 3 Utilization and Performance... 3 Functional
More informationIGLOO2. DDR Controller and Serial High Speed Controller Standalone Initialization Methodology
IGLOO2 DDR Controller and Serial High Speed Controller Standalone Initialization Methodology Introduction When creating a design using an IGLOO2 device, if you use any of the two DDR controllers (FDDR
More informationMicrosemi SmartFusion 2 SoC FPGA and IGLOO 2 FPGA
Imaging and Video Solution Microsemi SmartFusion 2 SoC FPGA and IGLOO 2 FPGA Infrared Camera Head-up Medical Imaging Digital Signage Drone Camera Human Machine Machine Vision Driver Assistance System Microsemi
More informationSmartFusion. Dedicated Fabric Clock Conditioning Circuit with PLL Integration
SmartFusion Dedicated Fabric Clock Conditioning Circuit with PLL Integration Libero IDE Software Table of Contents 1 Configuration Options...............................................................
More informationSmartFusion2. Dual-Port Large SRAM Configuration
SmartFusion2 Dual-Port Large SRAM Configuration SmartFusion2 Dual-Port Large SRAM Configuration Table of Contents Introduction...................................................................... 3 1
More informationMilitary Grade SmartFusion Customizable System-on-Chip (csoc)
Military Grade SmartFusion Customizable System-on-Chip (csoc) Product Benefits 100% Military Temperature Tested and Qualified from 55 C to 125 C Not Susceptible to Neutron-Induced Configuration Loss Microcontroller
More informationUG0693 User Guide. Image Edge Detection. February 2018
UG0693 User Guide Image Edge Detection February 2018 Contents 1 Revision History... 1 1.1 Revision 3.0... 1 1.2 Revision 2.0... 1 1.3 Revision 1.0... 1 2 Introduction... 2 3 Hardware Implementation...
More informationUsing DDR for Fusion Devices
Application Note AC239 Using DDR for Fusion Devices Table of Contents Introduction................................................ 1 Instantiating DDR Registers....................................... 3
More informationSmartFusion: FPGA Fabric Synthesis Guidelines
Application Note AC361 SmartFusion: FPGA Fabric Synthesis Guidelines Table of Contents Introduction................................................ 1 Relationship Between MSS F and FPGA Fabric FAB_.....................
More informationZL70550 ADK Release Notes
ZL70550 ADK Release Notes ZL70550 ADK Release Notes Table of Contents Release 1.0.0 (2015-06-01)... 3 Known Bugs and Issues in 1.0.0... 3 Boards Provided with 1.0.0... 3 Appendix A: Compatibility between
More informationUG0693 User Guide Image Edge Detection
UG0693 User Guide Image Edge Detection Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax:
More informationCoreSDR_AHB v4.3. Handbook
CoreSDR_AHB v4.3 Handbook Table of Contents Introduction... 5 Core Overview... 5 Core Version... 5 Supported Device Families... 5 Key Features... 6 Device Utilization and Performance... 6 Functional Block
More informationMaximizing Logic Utilization in ex, SX, and SX-A FPGA Devices Using CC Macros
Application Note AC201 Maximizing Logic Utilization in ex, SX, and SX-A FPGA Devices Using CC Macros Table of Contents Introduction................................................ 1 SX and Related Architectures.......................................
More informationAC400 Application Note SmartFusion2 SoC FPGA Flash*Freeze Entry and Exit - Libero SoC v11.8
AC400 Application Note SmartFusion2 SoC FPGA Flash*Freeze Entry and Exit - Libero SoC v11.8 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113
More informationAdding Custom Peripherals to the AMBA Host and Peripheral Buses
Application Note AC301 Adding Custom Peripherals to the AMBA Host and Peripheral Buses Introduction The Actel CoreMP7 microprocessor is a soft-core implementation of the industry-standard ARM7TDMI-S and
More informationProASIC PLUS SSO and Pin Placement Guidelines
Application Note AC264 ProASIC PLUS SSO and Pin Placement Guidelines Table of Contents Introduction................................................ 1 SSO Data.................................................
More informationAC412 Application Note IGLOO2 FPGA Flash*Freeze Entry and Exit - Libero SoC v11.8
AC412 Application Note IGLOO2 FPGA Flash*Freeze Entry and Exit - Libero SoC v11.8 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the
More informationCoreCORDIC v4.0. Handbook
CoreCORDIC v4.0 Handbook Revision History Revision History Date Revision Change 15 June 2015 V6 Sixth release Confidentiality Status This is a non-confidential document. 2 CoreCORDIC v4.0 Handbook Table
More informationENT-AN0125 Application Note PHY, Integrated PHY-Switch VeriPHY - Cable Diagnostics Feature
ENT-AN0125 Application Note PHY, Integrated PHY-Switch VeriPHY - Cable Diagnostics Feature Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside
More informationLibero SoC v11.8 Service Pack 2 Release Notes 11/2017
Libero SoC v11.8 Service Pack 2 Release Notes 11/2017 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax:
More informationAC407 Application Note Using NRBG Services in SmartFusion2 and IGLOO2 Devices - Libero SoC v11.8
AC407 Application Note Using NRBG Services in SmartFusion2 and IGLOO2 Devices - Libero SoC v11.8 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113
More informationNetwork Time Synchronization Why It is Crucial for Regulatory Compliance in Enterprise Applications
Power Matters. TM Network Time Synchronization Why It is Crucial for Regulatory Compliance in Enterprise Applications Satish Kikkeri Director of Marketing, Enterprise Programs June 2013 1 Agenda Microsemi
More informationEnhanced Constraint Flow User Guide Libero SoC v11.8 SP1 and SP2
Enhanced Constraint Flow User Guide Libero SoC v11.8 SP1 and SP2 NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and
More informationDG0723 Demo Guide SmartFusion2 Imaging and Video Kit MIPI CSI-2
DG0723 Demo Guide SmartFusion2 Imaging and Video Kit MIPI CSI-2 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100
More informationSmartGen Hard Multiplier Accumulator v1.0. Handbook
SmartGen Hard Multiplier Accumulator v1.0 Handbook Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 502-00-171-0
More informationCore1553BRT v4.2 Release Notes
Core1553BRT v4.2 Release Notes These release notes accompany the production release for Core1553BRT. This document provides details about the features, enhancements, system requirements, supported families,
More informationEnhanced Constraint Flow User Guide
Enhanced Constraint Flow User Guide Libero SoC v11.8 SP3 NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate
More informationDG0598 Demo Guide SmartFusion2 Dual-Axis Motor Control Starter Kit
DG0598 Demo Guide SmartFusion2 Dual-Axis Motor Control Starter Kit Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949)
More informationZL30342 SyncE/SONET/SDH G.8262/Stratum3 & IEEE 1588 Packet G.8261 Synchronizer
SyncE/SONET/SDH G.8262/Stratum3 & IEEE 1588 Packet G.8261 Synchronizer Features Supports the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks (EEC option 1 and 2) Supports the
More informationMicrosemi Secured Connectivity FPGAs
IoT Solutions Microsemi Secured Connectivity FPGAs SmartFusion2 SoC FPGAs Low Power Small Form Factors Scalable Security Secured Connectivity FPGAs Best in Class for IoT Infrastructure The IoT Infrastructure
More informationSyncServer S600/S650 Options, Upgrades and Antenna Accessories
DATASHEET SyncServer S600/S650 Options, Upgrades and Antenna Accessories Maximize Performance and Flexibility Options and Upgrades Security Protocol License Rubidium Atomic Oscillator upgrade OCXO Oscillator
More informationSpatial Debug & Debug without re-programming in Microsemi FPGAs
Power Matters. TM Spatial Debug & Debug without re-programming in Microsemi FPGAs Pankaj Shanker, Aditya Veluri, Kinshuk Sharma Systems Validation Group 21 Feb 2016 1 Agenda Traditional debug methods and
More informationSoftConsole FAQ May 2013
SoftConsole FAQ May 2013 Table of Contents Frequently asked Questions on SoftConsole... 3 1.What is SoftConsole?... 3 2. Where do I install SoftConsole from?... 3 3. What are the system requirements for
More informationHB0801 MiV_RV32IMAF_L1_AHB V2.0 Handbook
HB0801 MiV_RV32IMAF_L1_AHB V2.0 Handbook 11 2017 Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for
More information+Denotes lead-free/rohs-compliant. J5 1 J10 J13 4 J17 1 L1 1 L2 1 L4 L7 4
19-4156; Rev 0; 5/08 E V A L U A T I O N K I T A V A I L A B L E General Description The MAX3674 evaluation kit (EV kit) is a fully assembled and tested demonstration board that simplifies evaluation of
More informationSmartFusion2, IGLOO2, and RTG4 Designing with Blocks for Libero SoC v11.8 in the Enhanced Constraint Flow User Guide
SmartFusion2, IGLOO2, and RTG4 Designing with Blocks for Libero SoC v11.8 in the Enhanced Constraint Flow User Guide NOTE: PDF files are intended to be viewed on the printed page; links and cross-references
More informationCoreSPI v5.0. Handbook
CoreSPI v5.0 Handbook Table of Contents Introduction... 5 Key Features... 5 Core Version... 6 Supported Interfaces... 6 Utilization and Performance... 6 1 - Design Description... 7 Verilog/VHDL Parameters...
More informationSmartFusion2, IGLOO2, and RTG4 Block Designing with Blocks for Libero SoC v11.8 in the Classic Constraint Flow User Guide
SmartFusion2, IGLOO2, and RTG4 Block Designing with Blocks for Libero SoC v11.8 in the Classic Constraint Flow User Guide NOTE: PDF files are intended to be viewed on the printed page; links and cross-references
More informationUG0812 User Guide. T-Format Interface. February 2018
UG0812 User Guide T-Format Interface February 2018 Contents 1 Revision History... 1 1.1 Revision 1.0... 1 2 Introduction... 2 2.1 Key Features... 2 3 Hardware Implementation... 4 3.1 Error Handling...
More informationSeries 8 (12 Gbps) and Series 7 (6 Gbps) Technical Brief Flexible Configuration Options for Microsemi Adaptec SAS/SATA RAID Adapters
Series 8 (12 Gbps) and Series 7 (6 Gbps) Technical Brief Flexible Configuration Options for Microsemi Adaptec SAS/SATA RAID Adapters 08 2016 Series 8 and Series 7 Flexible Configuration High-density rack
More informationTime Synchronization Trends for Critical Infrastructure. Randy Brudzinski Vice President Microsemi
Time Synchronization Trends for Critical Infrastructure Randy Brudzinski Vice President Microsemi Power Matters. TM Microsemi Corporation Time Synchronization Trends for Critical Infrastructure Randy Brudzinski
More informationEnhanced Prediction of Interconnect delays for FPGA Synthesis using MATLAB
Power Matters. TM Enhanced Prediction of Interconnect delays for FPGA Synthesis using MATLAB Geetesh More (Sr. Software Engineer) Kristofer Vorwerk (Principal Software Engineer) Arun Kundu (Director, Software
More informationProgramming and Debug Tools PolarFire v2.0 Release Notes 11/2017
Programming and Debug Tools PolarFire v2.0 Release Notes 11/2017 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100
More informationCore1588 v2.0. Handbook
Core1588 v2.0 Handbook Table of Contents Introduction... 5 Core1588 Overview... 5 Key Features... 6 Core Version... 6 Supported Device Families... 6 Supported Interfaces... 6 Design Description... 9 Design
More informationLibero SoC v11.9 SP2 Release Notes 11/2018
Libero SoC v11.9 SP2 Release Notes 11/2018 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949)
More informationTiming Constraints Editor User Guide
Libero SoC v11.8 SP1 and SP2 NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error when clicked. View
More informationHB0379 CoreFIFO v2.6 Handbook
HB0379 CoreFIFO v2.6 Handbook 02 2017 Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular
More informationUG0725 User Guide PolarFire FPGA Device Power-Up and Resets
UG0725 User Guide PolarFire FPGA Device Power-Up and Resets Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100
More informationProASIC3/E SSO and Pin Placement Guidelines
ProASIC3/E SSO and Pin Placement Guidelines Introduction SSO Effects Ground bounce and VCC bounce have always been present in digital integrated circuits (ICs). With the advance of technology and shrinking
More informationLibero SoC v11.5. User s Guide
Libero SoC v11.5 User s Guide NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error when clicked.
More informationUser Guide. PD-IM MH and PD-IM T4H Four 2-Pair Ports and Four 4-Pair Ports Evaluation Boards
User Guide PD-IM-7604+4MH and PD-IM-7604+4T4H Four 2-Pair Ports and Four 4-Pair Ports Contents 1 Revision History... 1 1.1 Revision 1.0... 1 2 Product Overview... 2 2.1 Evaluation System Features... 4
More informationUG0850 User Guide PolarFire FPGA Video Solution
UG0850 User Guide PolarFire FPGA Video Solution Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136
More informationTotal Ionizing Dose Test Report. No. 17T-RT3PE3000L-CG484-QMPWN
Total Ionizing Dose Test Report No. 17T-RT3PE3000L-CG484-QMPWN March 24, 2017 Table of Contents I. Summary Table... 3 II. Total Ionizing Dose (TID) Testing... 3 A. Device-Under-Test (DUT) and Irradiation
More informationProgramming and Debug Tools v12.0 Release Notes 1/2019
Programming and Debug Tools v12.0 Release Notes 1/2019 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax:
More informationS Fully Assembled and Tested S On-Board 25MHz Crystal S Switches for Selecting Modes of Operation S SMA Connectors and AC-Coupled Clock I/Os
19-5269; Rev 1; 5/10 E V A L U A T I O N K I T A V A I L A B L E MAX3637 Evaluation Kit General Description The MAX3637 evaluation kit (EV kit) is a fully assembled and tested demonstration board that
More information0912GN-120E/EL/EP Datasheet E-Series GaN Transistor
0912GN-120E/EL/EP Datasheet E-Series GaN Transistor Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax:
More informationClassic Constraint Flow User Guide
Classic Constraint Flow User Guide Libero SoC v11.8 SP1 and SP2 NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and
More informationSmartFusion 2 System-on-Chip FPGA
SmartFusion 2 System-on-Chip FPGA Breakthrough in Security, Reliability and Low Power Microsemi s next-generation SmartFusion2 SoC FPGAs are the only devices that address fundamental requirements for advanced
More information0912GN-50LE/LEL/LEP Datasheets E-Series GaN Transistor Driver
0912GN-50LE/LEL/LEP Datasheets E-Series GaN Transistor Driver Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100
More informationPower Matters. Antifuse Product Information Brochure
Power atters. Antifuse Product Information Brochure Providing industry-leading FPGAs and SoCs for applications where security is vital, reliability is non-negotiable and power matters. 2 www.microsemi.com/fpga-soc
More informationMML4400 Series Datasheet RoHS-Compliant Fast Surface Mount MRI Protection Diodes
MML4400 Series Datasheet RoHS-Compliant Fast Surface Mount MRI Protection Diodes Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the
More informationAC342 Application Note CQFP to CLGA Adapter Socket
AC342 Application Note CQFP to CLGA Adapter Socket Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales:
More information