ASSIGNMENT ECE514 (COMPUTER ORGANIZATION) ASSIGNMENT NO. 3

Size: px
Start display at page:

Download "ASSIGNMENT ECE514 (COMPUTER ORGANIZATION) ASSIGNMENT NO. 3"

Transcription

1 ASSIGNMENT ECE514 (COMPUTER ORGANIZATION) ASSIGNMENT NO. 3 This is an individual assignment for ECE514. It carries a mark of 10%. The rubric of marks is given in Appendix 3. This assignment is about designing a Control Unit of a simple CPU by using a hardwired implementation. The CPU has been designed for you by using Logisim. However, the Control Unit is empty. By using Logisim, you will design the circuit for the Control Unit. After that, you have to test the CPU. Materials needed: 1) Logisim software (downloadable free at or in i-learn). The size is approximately 7MB. You can run it straight from your pen drive without installation. However, your PC must be first installed with java ( click at the Free Java Download button). 2) Logisim project file (filename: mycomputerv6(3).circ) given by lecturer. Tasks: a) A CPU block diagram is given in Figure 1. The CPU can recognize 2 instructions given in Table 1 below. Instruction Table 1 Operation load address ACC address subb ACC RAM[ACC] - ACC 1

2 to external RAM a + 1 PC MAR ACC b c d e f g i j Internal Bus IR opcode 1 to 2 decoder load subb address a m h MDR k from/to external RAM in1 in2 ALU result l Temp sel0 sel1 m read write T0 Control Unit T14 sel0 sel1 clock shift register reset Figure 1 Notes on the CPU diagram of Figure 1: i) PC Program Counter Register, MAR Memory Address Register, MDR Memory Data Register, ALU Arithmetic Logic Unit, IR Instruction Register, Temp Temporary Register, opcode opcode register, address address register, ACC accumulator register. ii) The size of opcode register = size of address register = size of all other registers = 8 bits. iii) The ALU can perform 4 operations add, subtract, increment and decrement based on the values of sel0 and sel1 as shown below: If sel1 = 0 and sel0 = 0, add operation is performed (i.e. result in1 + in2). If sel1 = 0 and sel0 = 1, subtract operation is performed (i.e. result in1 - in2). If sel1 = 1 and sel0 = 0, increment operation is performed (i.e. result in1 + 1). If sel1 = 1 and sel0 = 1, decrement operation is performed (i.e. result in1-1). iv) The read and write signals are connected to external RAM. v) The CPU control signals are labelled as a to m, read, write, sel0, sel1 and reset. 2

3 b) Based on Figure 1, the sequence of micro-operations for the fetch & decode cycles of the CPU are given in Table 1A below: Table 1A Clock cycle Activated control signals T0 b, c T1 read, k, a T2 j, f T3 - c) Based on Figure 1, the sequence of micro-operations for instruction load address are given in Table 1B below: Table 1B Clock cycle Activated control signals T4 b, c T5 read, k, a T6 j, g T7 h, d, reset Question 1A: Based on Figure 1, write the sequence of micro-operations for instruction subb. Write your answer in page 1 of your report. Question 1B: Based on the sequence of micro-operations in (b), (c) and Question 1A, write the Boolean equations for all the control signals (i.e. a to m, read, write, sel0, sel1 and reset). Write your answer in page 1 of your report. Question 1C: Then, open the mycomputerv6(3).circ by using Logisim (i.e. click menu item File Open). By using the Boolean equations obtained in Question 1B, create digital circuits inside the CPU s Control Unit by using AND and OR gates. To do this, refer to steps (d) (g) below. Make a screen capture of the completed circuit and paste it in page 2 of your report. Appendix 1 shows how to make a screen capture in Logisim. 3

4 Add Wire AND and OR gates Double Click here to go into the Control Unit Figure 2A: Project Pane d) After the file mycomputerv6(3).circ is opened, the project pane on the left will display as shown in Figure 2A. Double - click the CONTROL UNIT to go inside the CPU s Control Unit. The Control Unit is empty as shown in Figure 2B below. 4

5 In mycomputer(3).circ, you should view this pin as subb, not adda. Figure 2B: Control Unit e) Figure 2B shows the internal of CPU s Control Unit. It consists of only input pins (square shapes) and output pins (round shapes). The input pins are labelled as load, subb and T0 to T14. The output pins are labelled a to m, read, write, sel0, sel1 and reset. f) You will create your digital circuits inside the CONTROL UNIT by connecting together the inputs (load, subb and T0-T14) to the control signals (a to m, read, write, sel0,sel1 and reset) through AND and OR gates. 5

6 Click OR gate In mycomputer(3).circ, you should view this pin as subb, not adda. Drop OR gate here Figure 2C By default, the OR gate has 5 inputs and facing east as shown in Figure 2C. If you need 2 inputs and facing north, you can change it by changing its Facing property to North and Number of Inputs to 2 as shown in Figure 2D. 6

7 In mycomputer(3).circ, you should view this pin as subb, not adda. The OR gate properties Figure 2D Similar process applies to the AND gate. 7

8 To create a circuit, for example, if you have a Boolean equation for output a as shown below, a = T0 + (T1 & load) the circuit would be as shown in Figure 2E. A wire is obtained by holding down the left mouse button and dragging the mouse from one point to another. Just make sure the Add wire button is selected. To connect wires, make sure this button is selected In mycomputer(3).circ, you should view this pin as subb, not adda. Figure 2E 8

9 g) IMPORTANT! OUTPUT PINS MUST NEVER BE LEFT UNCONNECTED. For example, as shown in Figure 2E, output pins read, write and b are output pins that are left unconnected (i.e. not connected to anywhere). Unconnected output pins have a colour of blue with X in it. After you have completed your circuits, if there are any output pins not connected to anywhere (i.e. having Boolean equation, for examples, b = 0, read = 0, write = 0), you MUST connect them to GROUND as shown in the example in Figure 2F for output pins read, write and b. Select GROUND under category WIRING In mycomputer(3).circ, you should view this pin as subb, not adda. Figure 2F 9

10 The GROUND connection is selected from the Project Pane by clicking the Ground icon under the category Wiring and dropping it on the canvas as shown in Figure 2F. Note: Please SAVE your work regularly. You can refer the Tutorials in the HELP menu for reference on using Logisim. CPU Testing h) After you have completed creating the circuits in the Control Unit, you will test your CPU whether it can fetch and execute instructions load and subb correctly. To do that, you must work in the Computer view as shown in Figure 3A below. Double Click here to go into the COMPUTER view Figure 3A 10

11 The circuit of COMPUTER is as shown in Figure 3B. It consists of a CPU connected to a RAM. Figure 3B: The Computer The RAM is where the instructions and data are stored. Each instruction consists of the opcode and operand part. Instructions are stored in the RAM as hex numbers. The hex numbers for each instruction is called the machine code. The machine codes for each instruction in Table 1 is shown in Table 2 below: Table 2 Instruction Machine Code (hex) Opcode Operand load address 00 8-bit value stated by the address subb 01 - So, for example, instruction load 08 would be represented by hex numbers i) Let s test the CPU by using the following program in Figure 3C: load 08 ; load ACC with 08 (hex) subb ; Perform the following subtract operation: ; The content of RAM at location pointed by ACC minus ; ACC. The result of subtraction is then loaded into ACC. Figure 3C 11

12 For instruction load 08, it is represented by hex number (i.e. 00 is the opcode field and 08 is the operand field.) For instruction subb, it is represented by hex number 01 (i.e. 01 is the opcode field and no operand field) You must place and 01 in the RAM, starting at RAM address 00 as shown in Figure 4 and Figure 5 below: Right-click the RAM. Then choose Edit Contents. Figure 4 This Hex Editor will appear after Edit Contents is chosen. 12

13 Key in and 01 here. Figure 5 After editing the content of RAM, click Close Window button to close the Hex Editor. You should see the RAM contents as in Figure 6 below: 13

14 00 08 and 01 representing instructions load 08 and subb respectively. Figure 6 Note that, instruction subb will perform subtraction of the number stored in RAM location pointed by ACC (i.e at RAM location 08) with ACC. So, put a 1-byte number at RAM location 08. Let s say the number at RAM location 08 is 02. So, open the RAM Hex Editor again (as shown in Figure 4) and place 02 in RAM location 08 as shown in Figure 7: Key in 02 at RAM location 08 here. 14

15 Figure 7 After editing the content of RAM, click Close Window button to close the Hex Editor. You should see the RAM contents as in Figure 8 below: 02 at RAM location 08. Now, you are ready to run the CPU. Figure 8 j) To start running the CPU, you must be in Simulation Mode. Click the Hand icon (i.e. Change values within circuit) as shown in Figure 9 to go into the Simulation Mode. 15

16 Click the hand icon to start doing the simulation Figure 9 k) Double-click the RESET input once as shown in Figure 10. This will apply a pulse (i.e 1-0) to the RESET input pin. This will clear the PC register (i.e. PC 00) and place the CPU in the T0 state. Double-click the RESET pin of CPU once. Figure 10 16

17 Note: At any time you want to restart the program execution (i.e. reset the PC to 00 and place the CPU at T0), double-click the RESET pin once. l) Then, look at the sequence of micro-operations in Table 1B for instruction load address. It ends at T7. m) You must now advance the clock to completely execute instruction load address. This is done by double-clicking the CLOCK input of CPU 7 times (i.e. apply 1-0 seven times). n) Then, check the content of ACC register. This is done by double-clicking the CPU block as shown in Figure 10A: Figure 10A Double-click the CPU. o) This will enter the CPU internals as shown in Figure 10B. Then, double-click the ACC block to see the content of the ACC register. 17

18 Double-click the ACC. Figure 10B p) After the ACC is double-clicked, we can see an 8-bit ACC register as shown in Figure 10C. In this diagram, the value shown in the ACC register is

19 The 8-bit content of ACC register is shown here. Figure 10C Question 2A: What is the content of ACC register after the instruction load 08 is executed? Write your answer in page 3 of your report. 19

20 q) At any time, you can check and confirm, at which T state your CPU is currently in by double-clicking the CPU block such as shown in Figure 10A. The CPU block diagram will be shown as Figure 11A. In the diagram, look at the SHIFT REG. At the bottom of SHIFT REG, there are pins labelled 14 through 0. Pin 14 is T0, pin 13 is T1,., pin 0 is T14. Then, look at the colour of those pins. In Figure 11A, the pin colour light green is at T14. Light green is logic 1, while dark green is logic 0. Since the light green is at pin 14, the CPU is in T0 state. If the light green is at pin 13, the CPU is in T1 state, etc. Pin 14 of SHIFT REG is coloured light green. So, the CPU is at T0 state. Figure 11A 20

21 You can go back to the COMPUTER view by double-clicking the COMPUTER item as shown in Figure 11B: Double-click the COMPUTER item. Figure 11B r) Then, look at the sequence of micro-operations for instruction subb you obtained in Question 1A. Question 2B: At what clock cycle T does instruction subb complete execution? Write your answer in page 3 of your report. 21

22 s) Depending on your answer in Question 2B above, if your instruction subb completes execution at TX, you have to apply a total of X+1 clock pulses (i.e. double-clicking the CLOCK input pin of CPU for X+1 times). For example, if the instruction subb finish at T8, then you must double-click the CLOCK input pin of CPU for 8+1 = 9 times as shown in Figure 11C below: Double-click the CLOCK input X+1 times. Figure 11C t) After double-clicking the CLOCK for X+1 times, check the content of the ACC register by following steps (n) (p) above. Question 2C: What is the content of ACC register after the instruction subb is executed? Write your answer in page 3 of your report. 22

23 Assignment Submission: You must submit a 4-page report. The report consists of: i. Front page containing title ECE514 Computer Organization Assignment No., your full name, your Student ID., your group, and date of submission. ii. Page 1- Answers for Questions 1A and 1B. (4 marks) iii. Page 2- Answer for Question 1C. (i.e. the screen capture of the completed Control Unit. (Refer to Appendix 2 on how to obtain the screen capture of Control Unit)). (4 marks) iv. Page 3 - The testing result of the CPU (i.e. Answers for Question 2A, 2B and 2C). (2 marks) Appendix 2 shows an example of the report. Submit your report at your lecturer s room latest by Friday 26 December Saiful Fadzli bin Salian (Room 7.27) Mohd Daud Alang Hassan (Room BA3.10) Ahmad Puad Ismail (Room BA2.7) THANK YOU 23

24 APPENDIX 1: SCREEN CAPTURE OF CONTROL UNIT Your circuit of your Control Unit might be huge. You may not able to Print Screen it by pressing the PrtScn button. Alternatively, you may obtain the screen capture image of the Control Unit circuit by using the Logisim built-in utility as explained below. a) Go to CONTROL UNIT view by double-clicking the Control Unit text in the project pane as shown in Figure A2(a). Double-click CONTROL UNIT Figure A2(a) 24

25 b) From the Logisim menu, click File Export Image as shown in Figure A2(b). Click Export Image Figure A2(b) c) An Export Image dialog box pops-up as shown in Figure A2(c) below. Leave the default. Just click OK. 25

26 Figure A2(c) d) A Select Export File dialog box appear as shown in Figure A2(d). Choose the directory location and filename of your choice to save the Control Unit image. 26

27 Figure A2(d) e) Paste the image inside your report. Resize it accordingly so that the text is clearly seen. 27

28 APPENDIX 2: REPORT EXAMPLE ECE514 COMPUTER ORGANIZATION ASSIGNMENT NO. NAME STUDENT ID. GROUP DATE OF SUBMISSION 28

29 ANSWER TO QUESTION 1A: SEQUENCE OF MICRO-OPERATIONS OF INSTRUCTION Clock Cycles T4 T5 : : : Activated Control Signals ANSWER TO QUESTION 1B: BOOLEAN EQUATIONS OF THE LISTED CONTROL SIGNALS: a = b = c = d = e = f = g = h = i = j = k = l = m = read = write = sel0 = sel1 = reset = 29

30 ANSWER TO QUESTION 1C: CONTROL UNIT CIRCUIT 30

31 QUESTION 2A: What is the content of ACC register after the instruction load 08 is executed? Answer: QUESTION 2B: At what clock cycle T does instruction subb complete execution? Answer: QUESTION 2C: What is the content of ACC register after the instruction subb is executed? Answer: 31

32 Sequence of Micro-Operations & Boolean Equations Correctly listed the sequence of microoperations in Question 1A and write correct Boolean equations in Question 1B. Control Unit Circuit Correctly create the circuit of Control Unit based on the above Boolean expressions using Logisim. (Question APPENDIX 3 ECE514 ASSIGNMENT RUBRIC Criteria 0 Mark 1 Mark 2 Marks 3 Marks 4 Marks Did not write any More than 2 2 incorrect Only 1 incorrect Boolean equation incorrect sequence sequence of microoperations, sequence of micro- and sequence of of micro-operations, OR operations, OR micro-operations in OR page 1 of report. 1C) CPU Testing Testing correctly the CPU by correctly answering the given questions (i.e. Questions 2A 2C) in CPU Testing section. Did not put any screen capture of the Control Unit circuit from Logisim in page 2 of report. Incorrect / Did not answer any Questions 2A 2C in CPU Testing section. More than 6 incorrect Boolean equations More than 6 incorrect control signal circuit. Correct answer for either Questions 2A OR Questions 2C. 4 6 incorrect Boolean expressions 4 6 incorrect control signal circuit. Correct answer for all Questions 2A 2C. 1 3 incorrect Boolean expressions 1 3 incorrect control signal circuit. Correct writing of all sequence of microoperations AND all Boolean equations. Correct circuit for all control signals

Chapter 16. Control Unit Operation. Yonsei University

Chapter 16. Control Unit Operation. Yonsei University Chapter 16 Control Unit Operation Contents Micro-Operation Control of the Processor Hardwired Implementation 16-2 Micro-Operations Micro-Operations Micro refers to the fact that each step is very simple

More information

Lecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit

Lecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit Lecture1: introduction Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit 1 1. History overview Computer systems have conventionally

More information

Digital System Design Using Verilog. - Processing Unit Design

Digital System Design Using Verilog. - Processing Unit Design Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register

More information

William Stallings Computer Organization and Architecture

William Stallings Computer Organization and Architecture William Stallings Computer Organization and Architecture Chapter 16 Control Unit Operations Rev. 3.2 (2009-10) by Enrico Nardelli 16-1 Execution of the Instruction Cycle It has many elementary phases,

More information

General purpose registers These are memory units within the CPU designed to hold temporary data.

General purpose registers These are memory units within the CPU designed to hold temporary data. Von Neumann Architecture Single processor is used Each instruction in a program follows a linear sequence of fetch decode execute cycle Program and data are held in same main memory Stored program Concept

More information

C.P.U Organization. Memory Unit. Central Processing Unit (C.P.U) Input-Output Processor (IOP) Figure (1) Digital Computer Block Diagram

C.P.U Organization. Memory Unit. Central Processing Unit (C.P.U) Input-Output Processor (IOP) Figure (1) Digital Computer Block Diagram C.P.U Organization 1.1 Introduction A computer system is sometimes subdivided into two functional entities "Hardware" and "Software". The H/W of the computer consists of all the electronic components and

More information

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University Chapter 5. Computer Architecture Organization and Design Computer System Architecture Database Lab, SANGJI University Computer Architecture Organization and Design Instruction Codes Computer Registers

More information

Computer Architecture

Computer Architecture Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two

More information

STRUCTURE OF DESKTOP COMPUTERS

STRUCTURE OF DESKTOP COMPUTERS Page no: 1 UNIT 1 STRUCTURE OF DESKTOP COMPUTERS The desktop computers are the computers which are usually found on a home or office desk. They consist of processing unit, storage unit, visual display

More information

Register Transfer and Micro-operations

Register Transfer and Micro-operations Register Transfer Language Register Transfer Bus Memory Transfer Micro-operations Some Application of Logic Micro Operations Register Transfer and Micro-operations Learning Objectives After reading this

More information

Chapter 05: Basic Processing Units Control Unit Design. Lesson 15: Microinstructions

Chapter 05: Basic Processing Units Control Unit Design. Lesson 15: Microinstructions Chapter 05: Basic Processing Units Control Unit Design Lesson 15: Microinstructions 1 Objective Understand that an instruction implement by sequences of control signals generated by microinstructions in

More information

session 7. Datapath Design

session 7. Datapath Design General Objective: Determine the hardware requirement of a digital computer based on its instruction set. Specific Objectives: Describe the general concepts in designing the data path of a digital computer

More information

Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Computing Layers

Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Computing Layers Chapter 4 The Von Neumann Model Original slides from Gregory Byrd, North Carolina State University Modified slides by C. Wilcox, S. Rajopadhye, Colorado State University Computing Layers Problems Algorithms

More information

EE 3170 Microcontroller Applications

EE 3170 Microcontroller Applications EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline

More information

Memory General R0 Registers R1 R2. Input Register 1. Input Register 2. Program Counter. Instruction Register

Memory General R0 Registers R1 R2. Input Register 1. Input Register 2. Program Counter. Instruction Register CPU Organisation Central Processing Unit (CPU) Memory General R0 Registers R1 R2 ALU R3 Output Register Input Register 1 Input Register 2 Internal Bus Address Bus Data Bus Addr. $ 000 001 002 Program Counter

More information

Chapter 4 The Von Neumann Model

Chapter 4 The Von Neumann Model Chapter 4 The Von Neumann Model The Stored Program Computer 1943: ENIAC Presper Eckert and John Mauchly -- first general electronic computer. (or was it John V. Atananasoff in 1939?) Hard-wired program

More information

Faculty of Engineering Systems & Biomedical Dept. First Year Cairo University Sheet 6 Computer I

Faculty of Engineering Systems & Biomedical Dept. First Year Cairo University Sheet 6 Computer I aculty of Engineering Systems & Biomedical Dept. irst Year Cairo University Sheet 6 Computer I 1. Choose rue or alse for each of the following statements a) In a direct addressing mode instruction, the

More information

Class Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2

Class Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2 Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats

More information

Microcomputer Architecture and Programming

Microcomputer Architecture and Programming IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller

More information

A 32-bit Processor: Sequencing and Output Logic

A 32-bit Processor: Sequencing and Output Logic Lecture 18 A 32-bit Processor: Sequencing and Output Logic Hardware Lecture 18 Slide 1 Last lecture we defined the data paths: Hardware Lecture 18 Slide 2 and we specified an instruction set: Instruction

More information

Outcomes. Lecture 13 - Introduction to the Central Processing Unit (CPU) Central Processing UNIT (CPU) or Processor

Outcomes. Lecture 13 - Introduction to the Central Processing Unit (CPU) Central Processing UNIT (CPU) or Processor Lecture 13 - Introduction to the Central Processing Unit (CPU) Outcomes What is a CPU? How are instructions prepared by the CPU before execution? What registers and operations are involved in this preparation

More information

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: The CPU and Memory How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: 1 Registers A register is a permanent storage location within

More information

REGISTER TRANSFER LANGUAGE

REGISTER TRANSFER LANGUAGE REGISTER TRANSFER LANGUAGE The operations executed on the data stored in the registers are called micro operations. Classifications of micro operations Register transfer micro operations Arithmetic micro

More information

Processing Unit CS206T

Processing Unit CS206T Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct

More information

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in

More information

Introduction to CPU architecture using the M6800 microprocessor

Introduction to CPU architecture using the M6800 microprocessor Introduction to CPU architecture using the M6800 microprocessor Basics Programs are written in binary object codes which could be understood (after the decoding process) by the designated target CPU. The

More information

Pin Description, Status & Control Signals of 8085 Microprocessor

Pin Description, Status & Control Signals of 8085 Microprocessor Pin Description, Status & Control Signals of 8085 Microprocessor 1 Intel 8085 CPU Block Diagram 2 The 8085 Block Diagram Registers hold temporary data. Instruction register (IR) holds the currently executing

More information

Computer Organization II CMSC 3833 Lecture 33

Computer Organization II CMSC 3833 Lecture 33 Term MARIE Definition Machine Architecture that is Really Intuitive and Easy 4.8.1 The Architecture Figure s Architecture Characteristics: Binary, two s complement Stored program, fixed word length Word

More information

The register set differs from one computer architecture to another. It is usually a combination of general-purpose and special purpose registers

The register set differs from one computer architecture to another. It is usually a combination of general-purpose and special purpose registers Part (6) CPU BASICS A typical CPU has three major components: 1- register set, 2- arithmetic logic unit (ALU), 3- control unit (CU). The figure below shows the internal structure of the CPU. The CPU fetches

More information

The Itanium Bit Microprocessor Report

The Itanium Bit Microprocessor Report The Itanium - 1986 8 Bit Microprocessor Report By PRIYANK JAIN (02010123) Group # 11 Under guidance of Dr. J. K. Deka & Dr. S. B. Nair Department of Computer Science & Engineering Indian Institute of Technology,

More information

SECONDARY SCHOOL, L-IMRIEĦEL HALF YEARLY EXAMINATIONS 2016/2017

SECONDARY SCHOOL, L-IMRIEĦEL HALF YEARLY EXAMINATIONS 2016/2017 SECONDARY SCHOOL, L-IMRIEĦEL HALF YEARLY EXAMINATIONS 2016/2017 YEAR: 10 Computing Time: 1½ Hr. Name: Class: Instructions: 1. Answer all the questions in the space provided on this paper. 2. Calculators

More information

Basics of Microprocessor

Basics of Microprocessor Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured

More information

Systems Architecture

Systems Architecture Systems Architecture Friday, 27 April 2018 Systems Architecture Today s Objectives: 1. To be able to explain the purposes and uses of embedded systems. 2. To be able to describe how the CPU executes instructions

More information

Tutorial 4: Computer Organization

Tutorial 4: Computer Organization Tutorial 4: Computer Organization 1 Lecture Outcome A brief summary of flowcharts with an example. A recap of the central processing unit (CPU), the main memory, and the input/output subsystem. Address

More information

CPU Design John D. Carpinelli, All Rights Reserved 1

CPU Design John D. Carpinelli, All Rights Reserved 1 CPU Design 1997 John D. Carpinelli, All Rights Reserved 1 Outline Register organization ALU design Stacks Instruction formats and types Addressing modes 1997 John D. Carpinelli, All Rights Reserved 2 We

More information

Department of Computer and Mathematical Sciences. Lab 4: Introduction to MARIE

Department of Computer and Mathematical Sciences. Lab 4: Introduction to MARIE Department of Computer and Mathematical Sciences CS 3401 Assembly Language 4 Lab 4: Introduction to MARIE Objectives: The main objective of this lab is to get you familiarized with MARIE a simple computer

More information

SCRAM Introduction. Philipp Koehn. 19 February 2018

SCRAM Introduction. Philipp Koehn. 19 February 2018 SCRAM Introduction Philipp Koehn 19 February 2018 This eek 1 Fully work through a computer circuit assembly code Simple but Complete Random Access Machine (SCRAM) every instruction is 8 bit 4 bit for op-code:

More information

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents Memory: Introduction, Random-Access memory, Memory decoding, ROM, Programmable Logic Array, Programmable Array Logic, Sequential programmable

More information

Chapter 4 The Von Neumann Model

Chapter 4 The Von Neumann Model Chapter 4 The Von Neumann Model The Stored Program Computer 1943: ENIAC Presper Eckert and John Mauchly -- first general electronic computer. (or was it John V. Atanasoff in 1939?) Hard-wired program --

More information

MICROPROGRAMMED CONTROL

MICROPROGRAMMED CONTROL MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed

More information

csitnepal Unit 3 Basic Computer Organization and Design

csitnepal Unit 3 Basic Computer Organization and Design Unit 3 Basic Computer Organization and Design Introduction We introduce here a basic computer whose operation can be specified by the resister transfer statements. Internal organization of the computer

More information

Part A Questions 1. What is an ISP? ISP stands for Instruction Set Processor. This unit is simply called as processor which executes machine instruction and coordinates the activities of other units..

More information

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015 Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html

More information

Basic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control,

Basic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control, UNIT - 7 Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hard-wired Control, Microprogrammed Control Page 178 UNIT - 7 BASIC PROCESSING

More information

E3940 Microprocessor Systems Laboratory. Introduction to the Z80

E3940 Microprocessor Systems Laboratory. Introduction to the Z80 E3940 Microprocessor Systems Laboratory Introduction to the Z80 Andrew T. Campbell comet.columbia.edu/~campbell campbell@comet.columbia.edu E3940 Microprocessor Systems Laboratory Page 1 Z80 Laboratory

More information

Philadelphia University Department of Computer Science. By Dareen Hamoudeh

Philadelphia University Department of Computer Science. By Dareen Hamoudeh Philadelphia University Department of Computer Science By Dareen Hamoudeh 1.REGISTERS WHAT IS REGISTER? register is a quickly accessible location available to a computer's central processing unit (CPU).

More information

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085. (1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic

More information

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER OBJECT: EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER To understand the structure and operating instruction of the microprocessor trainer. INTRODUCTION: The MKT 8085 is a single-board microcomputer,

More information

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng. CS 265 Computer Architecture Wei Lu, Ph.D., P.Eng. Part 3: von Neumann Architecture von Neumann Architecture Our goal: understand the basics of von Neumann architecture, including memory, control unit

More information

CPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system.

CPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. CPU ARCHITECTURE QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. ANSWER 1 Data Bus Width the width of the data bus determines the number

More information

Lecture-15 W-Z: Increment-Decrement Address Latch:

Lecture-15 W-Z: Increment-Decrement Address Latch: Lecture-15 W-Z: (W) and (Z) are two 8-bit temporary registers not accessible to the user. They are exclusively used for the internal operation by the microprocessor. These registers are used either to

More information

Chapter 3 : Control Unit

Chapter 3 : Control Unit 3.1 Control Memory Chapter 3 Control Unit The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional

More information

UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT

UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT UNIT-III 1 KNREDDY UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT Register Transfer: Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Micro operations Logic

More information

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015 Advanced Parallel Architecture Lesson 3 Annalisa Massini - Von Neumann Architecture 2 Two lessons Summary of the traditional computer architecture Von Neumann architecture http://williamstallings.com/coa/coa7e.html

More information

Computer Architecture and Organization: L09: CPU Organization

Computer Architecture and Organization: L09: CPU Organization Computer Architecture and Organization: L09: CPU Organization By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com, hafez@research.iiit.ac.in 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU

More information

There are four registers involved in the fetch cycle: MAR, MBR, PC, and IR.

There are four registers involved in the fetch cycle: MAR, MBR, PC, and IR. CS 320 Ch. 20 The Control Unit Instructions are broken down into fetch, indirect, execute, and interrupt cycles. Each of these cycles, in turn, can be broken down into microoperations where a microoperation

More information

REGISTER TRANSFER AND MICROOPERATIONS

REGISTER TRANSFER AND MICROOPERATIONS REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic Microoperations Shift Microoperations Arithmetic Logic Shift

More information

Microprocessor Architecture

Microprocessor Architecture Microprocessor - 8085 Architecture 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration

More information

COMPUTER ORGANIZATION

COMPUTER ORGANIZATION COMPUTER ORGANIZATION INDEX UNIT-II PPT SLIDES Srl. No. Module as per Session planner Lecture No. PPT Slide No. 1. Register Transfer language 2. Register Transfer Bus and memory transfers 3. Arithmetic

More information

Microprocessors/Microcontrollers

Microprocessors/Microcontrollers Microprocessors/Microcontrollers A central processing unit (CPU) fabricated on one or more chips, containing the basic arithmetic, logic, and control elements of a computer that are required for processing

More information

Chapter 4 The Von Neumann Model

Chapter 4 The Von Neumann Model Chapter 4 The Von Neumann Model The Stored Program Computer 1943: ENIAC Presper Eckert and John Mauchly -- first general electronic computer. (or was it John V. Atanasoff in 1939?) Hard-wired program --

More information

ECE 375 Computer Organization and Assembly Language Programming Winter 2018 Solution Set #2

ECE 375 Computer Organization and Assembly Language Programming Winter 2018 Solution Set #2 ECE 375 Computer Organization and Assembly Language Programming Winter 2018 Set #2 1- Consider the internal structure of the pseudo-cpu discussed in class augmented with a single-port register file (i.e.,

More information

Blog -

Blog - . Instruction Codes Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc) Modern processor is a very complex device It contains Many

More information

Computer Architecture Programming the Basic Computer

Computer Architecture Programming the Basic Computer 4. The Execution of the EXCHANGE Instruction The EXCHANGE routine reads the operand from the effective address and places it in DR. The contents of DR and AC are interchanged in the third microinstruction.

More information

CHAPTER SIX BASIC COMPUTER ORGANIZATION AND DESIGN

CHAPTER SIX BASIC COMPUTER ORGANIZATION AND DESIGN CHAPTER SIX BASIC COMPUTER ORGANIZATION AND DESIGN 6.1. Instruction Codes The organization of a digital computer defined by: 1. The set of registers it contains and their function. 2. The set of instructions

More information

Chapter 1 Microprocessor architecture ECE 3120 Dr. Mohamed Mahmoud http://iweb.tntech.edu/mmahmoud/ mmahmoud@tntech.edu Outline 1.1 Computer hardware organization 1.1.1 Number System 1.1.2 Computer hardware

More information

CS2630: Computer Organization Homework 3 Combinational logic and Logisim Due October 14, 2016, 11:59pm

CS2630: Computer Organization Homework 3 Combinational logic and Logisim Due October 14, 2016, 11:59pm CS2630: Computer Organization Homework 3 Combinational logic and Logisim Due October 14, 2016, 11:59pm Instructions: You must submit your files to Assignments > Homework 3 on ICON. Make sure your programs

More information

Introduction to Computer Engineering. CS/ECE 252 Prof. Mark D. Hill Computer Sciences Department University of Wisconsin Madison

Introduction to Computer Engineering. CS/ECE 252 Prof. Mark D. Hill Computer Sciences Department University of Wisconsin Madison Introduction to Computer Engineering CS/ECE 252 Prof. Mark D. Hill Computer Sciences Department University of Wisconsin Madison Chapter 4 The Von Neumann Model The Stored Program Computer 1943: ENIAC Presper

More information

Blog - https://anilkumarprathipati.wordpress.com/

Blog - https://anilkumarprathipati.wordpress.com/ Control Memory 1. Introduction The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional

More information

Introduction to Electronics Workbench

Introduction to Electronics Workbench Introduction to Electronics Workbench Electronics Workbench (EWB) is a design tool that provides you with all the components and instruments to create board-level designs on your PC. The user interface

More information

Module 5 - CPU Design

Module 5 - CPU Design Module 5 - CPU Design Lecture 1 - Introduction to CPU The operation or task that must perform by CPU is: Fetch Instruction: The CPU reads an instruction from memory. Interpret Instruction: The instruction

More information

Chapter 1. Microprocessor architecture ECE Dr. Mohamed Mahmoud.

Chapter 1. Microprocessor architecture ECE Dr. Mohamed Mahmoud. Chapter 1 Microprocessor architecture ECE 3130 Dr. Mohamed Mahmoud The slides are copyright protected. It is not permissible to use them without a permission from Dr Mahmoud http://www.cae.tntech.edu/~mmahmoud/

More information

CHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle

CHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle CS 224: Computer Organization S.KHABET CHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions

More information

1. Fundamental Concepts

1. Fundamental Concepts 1. Fundamental Concepts 1.1 What is a computer? A computer is a data processing machine which is operated automatically under the control of a list of instructions (called a program) stored in its main

More information

DC57 COMPUTER ORGANIZATION JUNE 2013

DC57 COMPUTER ORGANIZATION JUNE 2013 Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.

More information

CISC Processor Design

CISC Processor Design CISC Processor Design Virendra Singh Indian Institute of Science Bangalore virendra@computer.org Lecture 3 SE-273: Processor Design Processor Architecture Processor Architecture CISC RISC Jan 21, 2008

More information

For Example: P: LOAD 5 R0. The command given here is used to load a data 5 to the register R0.

For Example: P: LOAD 5 R0. The command given here is used to load a data 5 to the register R0. Register Transfer Language Computers are the electronic devices which have several sets of digital hardware which are inter connected to exchange data. Digital hardware comprises of VLSI Chips which are

More information

Unit II Basic Computer Organization

Unit II Basic Computer Organization 1. Define the term. Internal Organization-The internal organization of a digital system is defined by the sequence of microoperations it performs on data stored in its registers. Program- A program is

More information

16.1. Unit 16. Computer Organization Design of a Simple Processor

16.1. Unit 16. Computer Organization Design of a Simple Processor 6. Unit 6 Computer Organization Design of a Simple Processor HW SW 6.2 You Can Do That Cloud & Distributed Computing (CyberPhysical, Databases, Data Mining,etc.) Applications (AI, Robotics, Graphics, Mobile)

More information

Question 1: What criteria define Von Neumann architecture? Identify clearly and coherently. Solution

Question 1: What criteria define Von Neumann architecture? Identify clearly and coherently. Solution This webpage has designed and created to represent the solutions of course assignment-2 of ITEC 1000: Introduction to Information Technologies. Little Man Computer model is originally developed by Dr.

More information

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address

More information

CC312: Computer Organization

CC312: Computer Organization CC312: Computer Organization Dr. Ahmed Abou EL-Farag Dr. Marwa El-Shenawy 1 Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer

More information

REGISTER TRANSFER AND MICROOPERATIONS

REGISTER TRANSFER AND MICROOPERATIONS 1 REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic Microoperations Shift Microoperations Arithmetic Logic Shift

More information

Lecture 11: Control Unit and Instruction Encoding

Lecture 11: Control Unit and Instruction Encoding CSCI25 Computer Organization Lecture : Control Unit and Instruction Encoding Ming-Chang YANG mcyang@cse.cuhk.edu.hk Reading: Chap. 7.4~7.5 (5 th Ed.) Recall: Components of a Processor Register file: a

More information

address ALU the operation opcode ACC Acc memory address

address ALU the operation opcode ACC Acc memory address In this lecture, we will look at how storage (or memory) works with processor in a computer system. This is in preparation for the next lecture, in which we will examine how a microprocessor actually works

More information

History and Basic Processor Architecture

History and Basic Processor Architecture History and Basic Processor Architecture History of Computers Module 1 Section 1 What Is a Computer? An electronic machine, operating under the control of instructions stored in its own memory, that can

More information

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2015

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2015 UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC180A DIGITAL SYSTEMS I Winter 2015 LAB 1: Introduction to Quartus II Schematic Capture and ModelSim Simulation This

More information

THE MICROPROCESSOR Von Neumann s Architecture Model

THE MICROPROCESSOR Von Neumann s Architecture Model THE ICROPROCESSOR Von Neumann s Architecture odel Input/Output unit Provides instructions and data emory unit Stores both instructions and data Arithmetic and logic unit Processes everything Control unit

More information

Programming Model 2 A. Introduction

Programming Model 2 A. Introduction Programming Model 2 A. Introduction Objectives At the end of this lab you should be able to: Use direct and indirect addressing modes of accessing data in memory Create an iterative loop of instructions

More information

UNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN

UNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN 1 UNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN BASIC COMPUTER ORGANIZATION AND DESIGN 2.1 Instruction Codes 2.2 Computer Registers AC or Accumulator, Data Register or DR, the AR or Address Register, program

More information

COSC 243. Computer Architecture 1. COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1

COSC 243. Computer Architecture 1. COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1 COSC 243 Computer Architecture 1 COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1 Overview Last Lecture Flip flops This Lecture Computers Next Lecture Instruction sets and addressing

More information

BASIC COMPUTER ORGANIZATION AND DESIGN

BASIC COMPUTER ORGANIZATION AND DESIGN 1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete

More information

Computer Logic II CCE 2010

Computer Logic II CCE 2010 Computer Logic II CCE 2010 Dr. Owen Casha Computer Logic II 1 The Processing Unit Computer Logic II 2 The Processing Unit In its simplest form, a computer has one unit that executes program instructions.

More information

In this lecture, we will look at how storage (or memory) works with processor in a computer system. This is in preparation for the next lecture, in

In this lecture, we will look at how storage (or memory) works with processor in a computer system. This is in preparation for the next lecture, in In this lecture, we will look at how storage (or memory) works with processor in a computer system. This is in preparation for the next lecture, in which we will examine how a microprocessor actually works

More information

Chapter 20 - Microprogrammed Control (9 th edition)

Chapter 20 - Microprogrammed Control (9 th edition) Chapter 20 - Microprogrammed Control (9 th edition) Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 20 - Microprogrammed Control 1 / 47 Table of Contents I 1 Motivation 2 Basic Concepts

More information

Chapter 1: Basics of Microprocessor [08 M]

Chapter 1: Basics of Microprocessor [08 M] Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)

More information

Computer Organization and Design

Computer Organization and Design CSE211 Computer Organization and Design Lecture : 3 Tutorial: 1 Practical: 0 Credit: 4 KIDS Labs 1 Unit 1 : Basics of Digital Electronics Introduction Logic Gates Flip Flops Decoder Encoder Multiplexers

More information

Von Neumann Architecture

Von Neumann Architecture Von Neumann Architecture Assist lecturer Donya A. Khalid Lecture 2 2/29/27 Computer Organization Introduction In 945, just after the World War, Jon Von Neumann proposed to build a more flexible computer.

More information

Computer Architecture 2/26/01 Lecture #

Computer Architecture 2/26/01 Lecture # Computer Architecture 2/26/01 Lecture #9 16.070 On a previous lecture, we discussed the software development process and in particular, the development of a software architecture Recall the output of the

More information

Combinational and sequential circuits (learned in Chapters 1 and 2) can be used to create simple digital systems.

Combinational and sequential circuits (learned in Chapters 1 and 2) can be used to create simple digital systems. REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic Microoperations Shift Microoperations Arithmetic Logic Shift

More information