File: 'ReportV37P-CT89533DanSuo.doc' CMPEN 411, Spring 2013, Homework Project 9 chip, 'Tiny Chip' fabricated through MOSIS program
|
|
|
- Randall Powers
- 6 years ago
- Views:
Transcription
1 MOSIS Chip Test Report Dan Suo File: 'ReportV37P-CT89533DanSuo.doc' CMPEN 411, Spring 2013, Homework Project 9 chip, 'Tiny Chip' fabricated through MOSIS program Technology: 0.5um CMOS, ON Semiconductor Project: 8bit RISC microcontroller, 32 word program, 8 data registers, 6 instructions, one 8 bit input port, one 8 bit output port, 32X16 RAM program memory - reprogrammable MOSIS V37P-CT CHIP Die size: 1584 X 1685 um Package: Ceramic DIP40
2 Design Report Summary of Design Parameters: Number of transistors: total = 9272 pmos = 4124 nmos = 5148 Layout size: total area = um**2 X = 1500 um Y = 1500 um Worst case delay time: Td = 11 nsec. Maximum clock cycle: Freq. = MHz AT 2 design efficiency = um 2 * nsec 2 Hspice minimum time step (.hsp file): CLK = 4.5 ns Complete schematic design: completion = yes Complete schematic design verified with simulation: yes Complete layout design: completion = yes Complete layout design verified with simulation: yes Layout DRC error check passed: yes LVS check passed: yes Top cell name: aaamicro8top 1. Objective: Build a simple microprocessor chip which is an 8-bit RISC processor. This microcontroller is an 8-bit RISC processor, its full description and specification is posted at: Now the microprocessor core design needs to be placed into the chip pad frame to complete the chip. Sample pad frame 'p3tinyfr1' for the class chip fabrication, 40 pins total, 1000um X 1000um inside area 2. Tasks: Complete the full 8-bit RISC microprocessor chip design by placing the processor core design into the 40 pin tiny chip pad frame. Do verify the functioning and timing from the pad to pad simulation. 3. Circuit/Block Diagrams:
3 4. Schematic Designs and Simulations: Schematic of the inner part of the 8-bit microcontroller Schematic of 8-bit microcontroller
4 Schematic circuit simulation of the following program: MV0,0 MV #255,1 Out 1 MV# 1,2 Add 2,1 Out 1 Sub 2,0 Out 0 In 3 Out 3 Simulation of 8-bit microcontroller
5 5. Layout Designs and Simulations: Layout of Pad Layout of inner part of the 8-bit microcontroller
6 Layout of 8-bit microcontroller The program is as below: MV0,0 MV #255,1 Out 1 MV# 1,2 Out 2 Add 2,1 Out 1 Sub 2,0 Out 0 In 3 Out 3 Then the simulation result is as follow:
7 Simulation of 8-bit microcontroller 6. Data Sheet/User's Guide: An 8-bit RISC microcontroller is designed which consists of 32x16 program memory, 8x8 dual port data memory, 7 instructions, 4 addressing modes, one input port and one output port. The 7 instructions are: MV(#): Move data from source to destinatin. ADD: Add data from source to destination and save the result in destination. SUB: Substract source from destination and save the result in destination. BC: Branch if carry bit is set. IN: Move data from input port to destination. OUT: Move data from source to output port.
8 7. Specifications: 1. The worst case instruction execution time is 20nsec. 2. The fastest clock signal clock while the program properly executing is 10nsec. Clk=5.0nsec 3. The adder is the lowest part. It is because the carry bit will take more time. 4. The worst case propagation delay is from sdat<7> to mux<7>. And the delay time is 11nsec.
9 5. The rise time of output is 206ps The fall time of output is 245ps
10 8. Design Conclusion: In this project, an 8-bit RISC microcontroller is designed which consists of 32x16 program memory, 8x8 dual port memory, 7 instructions, 4 addressing modes, one input port and one output port. This time, I placed the microcontroller into the 40 pin tiny chip pad frame. The pad is 1500nmx1500nm. Fabricated Chip Pin bonding diagram
11 Chip placed on the tester breadboard Chip Testing Visual Inspection All of the received chips passed visual inspection, no flaws detected. Power Up Test Apply power to the power supply pins, gradually increase the supply voltage to 5V, watch the current flow. The chip fully powered at 5V and the power supply current less than 5mA is normal, supply current more than 300mA is not normal - short circuit is suspected. If the power supply current limit is set for the testing, the supply voltage may not be able to be raised to full 5V. All of the received chip passed the power up test. Clock In-Out Test We made the provision for a quick and simple signal test. Simply apply a square wave signal to the 'clock-in' pin and observe the same signal coming out to the 'ck-out' pin. This test will indicate the proper pad circuit operations. Also the pad circuit delay can be measured through this test. All of the received chip passed the clock in-out test. The pad circuit delay of less than 3ns was observed.
12 Full Microcontroller Operation Test Sample program 1: ; NOP - no operation, always put this first for the safe RESET operation mv #0,0 ; fill first 4 memory locations with data: 0,1,2,3 mv #1,1 mv #2,2 mv #3,3 out 0 ; test proper data storing operation and 'out' operation out 1 out 2 out 3 mv #5,5 ; setting up an unconditional branch mv #6,6 sub 6,5 ; subtract a larger number from a smaller number, result saved in 5, and carry bit set bc -13 ; this will branch always, back 12 instructions - back to the '' instruction ; fill remaining program memory with NOP instructions Sample program 2: ; NOP - no operation, always put this first for the safe RESET operation in 3 ; sample the input port, save the data into memory location 3 out 3 ; take data from memory location 3 and send it to the output port mv #5,5 ; setting up an unconditional branch mv #6,6 sub 6,5 ; subtract a larger number from a smaller number, result saved in 5, and carry bit set bc -6 ; this will branch always, back 5 instructions - back to the 'in 3' instruction ; fill remaining program memory with NOP instructions Sample program 3: ; NOP - no operation, always put this first for the safe RESET operation out 5 ; take data from memory location 5 and send it to the output port in 3 ; sample the input port, save the data into memory location 3 out 3 ; take data from memory location 3 and send it to the output port mv #5,5 ; setting up an unconditional branch mv #6,6 sub 6,5 ; subtract a larger number from a smaller number, result saved in 5, and carry bit set bc -6 ; this will branch always, back 5 instructions - back to the 'in 3' instruction ; fill remaining program memory with NOP instructions ; this program will show the memory location 5 data, when 5-6 is performed
13 Sample program 4: Pulse Width Modulation (PWM) output - 7 level LED light dimming Apply a binary number from 0 to 7 to the input port, any LED light connected to the output port will be dimmed to that level. The light dimming will be completely steady if the PWM program must cycle through more than 100 times per second, the clock frequency of the microcontroller must be sufficiently high. All of the V37P-CT chips received did NOT work with the above microcontroller operation test. We are not even sure of the programs properly stored in the program RAM. We are not able to obtain clear reasons why the chips do not work at this time. A few internal signal lines of the microcontroller are brought out; in particular, the pins 2 and 3 shows the program counter output signal showing its operation. We were able to observe the PC<0> signal at pin 2 correctly operating - half of the clock signal frequency. However the PC<4> signal at pin 3 did not correctly operated. We are expecting a bug in the internal program counter design. Since the low bit of the PC worked, we even tried a very short program of 4 lines and observed its failure. Further testing was not able to carried out at this time but we will further investigate at later time. Conclusion This chip project was marginally successful, all of the received chips work only partially. The chips passed the Power Up Test and clock in-out test. We are planning for further testing/investigation in the future. We express our gratitude to MOSIS for the course chip fabrication.
HOMEWORK 10 CMPEN 411 Due: 4/28/ :30pm
HOMEWORK 10 CMPEN 411 Due: 4/28/2016 11:30pm Instruction First, fabrication ready the full 8 bit RISC microprocessor chip: redesign the chip (its components) to fit the entire chip fitted into the 40 pin
HOMEWORK 9 CMPEN 411 Due: 4/12/ :30pm
HOMEWORK 9 CMPEN 411 Due: 4/12/2016 11:30pm Learning Objective Complete the full 8 bit RISC microprocessor chip design by placing the processor core design into the 40 pin 'tiny' chip pad frame. Do verify
HOMEWORK 7 CMPEN 411 Due: 3/22/ :30pm
HOMEWORK 7 CMPEN 411 Due: 3/22/2016 11:30pm Learning Objective Use the VLSI CAD tools to design and implement the SRAM consisting of 32 words, 16 bit per word, and analyze it. (This SRAM will be used as
CMPEN411 Memory Chip Design Project Report
THE PENNSYLVANIA STATE UNIVERSITY CMPEN411 Memory Chip Design Project Report RAM64X6,SERIAL RAM 64X4 and DPRAM64X4 Qianqian Zhang 3/9/2012 A chip fabricated through MOSIS 1 Table of Content Chapter 1 Introductory...
HOMEWORK 2 CMPEN 411 Due: 1/31/ :30pm
HOMEWORK 2 CMPEN 411 Due: 1/31/2011 11:30pm Learning Objective Learn the VLSI CAD tools and chip design concepts by designing 8-bit Ripple Carry Adder (RCA). Instruction Design 8-bit Ripple Carry Adder
DESIGN, MANUFACTURE AND TESTING OF A 4-BIT MICROPROCESSOR
DESIGN, MANUFACTURE AND TESTING OF A 4-BIT MICROPROCESSOR Theodore D ~ntonoli 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT A four bit microprocessor was designed
Programmable CMOS LVDS Transmitter/Receiver
SPECIFICATION 1. FEATURES Technology TSMC 0.13um CMOS 3.3 V analog power supply 1.2 V digital power supply 1.2V CMOS input and output logic signals 8-step (3-bit) adjustable transmitter output current
CMOS INVERTER LAYOUT TUTORIAL
PRINCESS SUMAYA UNIVERSITY FOR TECHNOLOGY CMOS INVERTER LAYOUT TUTORIAL We will start the inverter by drawing a PMOS. The first step is to draw a poly layer. Click on draw a rectangle and choose the poly
The Microprocessor as a Microcosm:
The Microprocessor as a Microcosm: A Hands-On Approach to VLSI Design Education David Harris David_Harris@hmc.edu November 2002 Harvey Mudd College Claremont, CA Outline Introduction Course Organization
EE577A FINAL PROJECT REPORT Design of a General Purpose CPU
EE577A FINAL PROJECT REPORT Design of a General Purpose CPU Submitted By Youngseok Lee - 4930239194 Narayana Reddy Lekkala - 9623274062 Chirag Ahuja - 5920609598 Phase 2 Part 1 A. Introduction The core
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,
Introduction to laboratory exercises in Digital IC Design.
Introduction to laboratory exercises in Digital IC Design. A digital ASIC typically consists of four parts: Controller, datapath, memory, and I/O. The digital ASIC below, which is an FFT/IFFT co-processor,
Microcomputers. Outline. Number Systems and Digital Logic Review
Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded
CAD4 The ALU Fall 2009 Assignment. Description
CAD4 The ALU Fall 2009 Assignment To design a 16-bit ALU which will be used in the datapath of the microprocessor. This ALU must support two s complement arithmetic and the instructions in the baseline
FABRICATION TECHNOLOGIES
FABRICATION TECHNOLOGIES DSP Processor Design Approaches Full custom Standard cell** higher performance lower energy (power) lower per-part cost Gate array* FPGA* Programmable DSP Programmable general
ASIC Physical Design Top-Level Chip Layout
ASIC Physical Design Top-Level Chip Layout References: M. Smith, Application Specific Integrated Circuits, Chap. 16 Cadence Virtuoso User Manual Top-level IC design process Typically done before individual
Spiral 2-8. Cell Layout
2-8.1 Spiral 2-8 Cell Layout 2-8.2 Learning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as geometric
commodore semiconductor group NMOS 950 Rittenhouse Rd., Norristown, PA Tel.: 215/ TWX: 510/ (MEMORY, I/O, TIMER ARRAY)
commodore semiconductor group NMOS 950 Rittenhouse Rd., Norristown, PA 19403 Tel.: 215/666-7950 TWX: 510/660-4168 6532 (MEMORY, I/O, TIMER ARRAY) THE 6532 CONCEPT- The 6532 is designed to operate in conjunction
EE 330 Spring Laboratory 2: Basic Boolean Circuits
EE 330 Spring 2013 Laboratory 2: Basic Boolean Circuits Objective: The objective of this experiment is to investigate methods for evaluating the performance of Boolean circuits. Emphasis will be placed
A MOSIS CMOS 4-bit, 8-sample Fast Fourier Transform Chip Set
Test results for MOSIS Educational Program (Instructional) A MOSIS CMOS 4-bit, 8-sample Fast Fourier Transform Chip Set Neil Tuttle, Ziyuan Zhang, Sandra Pellecer, Dr. Peter Osterberg, Dr. Aziz Inan University
1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:
1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit
DS1302. Trickle Charge Timekeeping Chip FEATURES PIN ASSIGNMENT PIN DESCRIPTION
DS132 Trickle Charge Timekeeping Chip FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 21 31 x 8 RAM
OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic
OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon
An overview of standard cell based digital VLSI design
An overview of standard cell based digital VLSI design Implementation of the first generation AsAP processor Zhiyi Yu and Tinoosh Mohsenin VCL Laboratory UC Davis Outline Overview of standard cellbased
TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION
TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION After finishing a schematic of your design (Tutorial-I), the next step is creating masks which are for
HP07 Digipot Interface Module
HP07 Digipot Interface Module Overview: The module is designed to provide an easy to use interface for the industry standard Up/Down interface based digital potentiometers. The module accepts either parallel
16COM/40SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
6COM/4SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD INTRODUCTION is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology It can display, 2-line with 5 x 8 or 5 x dots
1. Designing a 64-word Content Addressable Memory Background
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Project Phase I Specification NTU IC541CA (Spring 2004) 1. Designing a 64-word Content Addressable
ET2640 Microprocessors
ET2640 Microprocessors Unit -2 Processor Programming Concepts Basic Control Instructor : Stan Kong Email : skong@itt-tech.edu Figure 2 4 Bits of the PSW Register 8051 REGISTER BANKS AND STACK 80 BYTES
Pin Description, Status & Control Signals of 8085 Microprocessor
Pin Description, Status & Control Signals of 8085 Microprocessor 1 Intel 8085 CPU Block Diagram 2 The 8085 Block Diagram Registers hold temporary data. Instruction register (IR) holds the currently executing
A True Single Cycle RISC Processor without Pipelining
1 A True Single Cycle RISC Processor without Pipelining Robert S. Plachno, VP of Audio Abstract This paper details the design of a embedded RISC controller used for mixed signal audio integrated circuits.
Introduction to Microprocessor
Introduction to Microprocessor Slide 1 Microprocessor A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device That reads binary instructions from a storage device
Compact Integrated Processor
Compact Integrated Processor EE498 Report Senior Design II Jared Hayes Nick Repetti Jason Silic Faculty Advisor: Dr. R. Jacob Baker 12 May 2015 1 Table of Contents 1. Introduction......3 1.1. Introduction......3
An Overview of Standard Cell Based Digital VLSI Design
An Overview of Standard Cell Based Digital VLSI Design With examples taken from the implementation of the 36-core AsAP1 chip and the 1000-core KiloCore chip Zhiyi Yu, Tinoosh Mohsenin, Aaron Stillmaker,
CMOS Design Lab Manual
CMOS Design Lab Manual Developed By University Program Team CoreEl Technologies (I) Pvt. Ltd. 1 Objective Objective of this lab is to learn the Mentor Graphics HEP2 tools as well learn the flow of the
Problem 2 If the cost of a 12 inch wafer (actually 300mm) is $3500, what is the cost/die for the circuit in Problem 1.
EE 330 Homework 1 Fall 2016 Due Friday Aug 26 Problem 1 Assume a simple circuit requires 1,000 MOS transistors on a die and that all transistors are minimum sized. If the transistors are fabricated in
16COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
6COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD INTRODUCTION The is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology It is capable of displaying or 2 lines with
ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2019 HW5: Delay and Layout Sunday, February 17th Due: Friday,
Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China
CMOS Crossbar Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China OUTLINE Motivations Problems of Designing Large Crossbar Our Approach - Pipelined MUX
DS1306. Serial Alarm Real Time Clock (RTC)
www.dalsemi.com FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 2100 96-byte nonvolatile RAM for data
Approximately half the power consumption of earlier Renesas Technology products and multiple functions in a 14-pin package
Renesas Technology to Release R8C/Mx Series of Flash MCUs with Power Consumption Among the Lowest in the Industry and Powerful On-Chip Peripheral Functions Approximately half the power consumption of earlier
Segment 1A. Introduction to Microcomputer and Microprocessor
Segment 1A Introduction to Microcomputer and Microprocessor 1.1 General Architecture of a Microcomputer System: The term microcomputer is generally synonymous with personal computer, or a computer that
Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation
Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to
ECE410 Design Project Spring 2013 Design and Characterization of a CMOS 8-bit pipelined Microprocessor Data Path
ECE410 Design Project Spring 2013 Design and Characterization of a CMOS 8-bit pipelined Microprocessor Data Path Project Summary This project involves the schematic and layout design of an 8-bit microprocessor
University of Technology
University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 13 Counters Overview Counters are important components in computers The increment or decrement by one
CMPE 413/ CMSC 711. Project Specification: 16 bit 2 s complement Adder and 8 bit 2 s complement multiplier. GND. Input bus. Latches I[8]-I[15]
![CMPE 413/ CMSC 711. Project Specification: 16 bit 2 s complement Adder and 8 bit 2 s complement multiplier. GND. Input bus. Latches I[8]-I[15]](/thumbs/72/67338890.jpg "CMPE 413/ CMSC 711. Project Specification: 16 bit 2 s complement Adder and 8 bit 2 s complement multiplier. GND. Input bus. Latches I[8]-I[15]")
Project Specification: 16 bit 2 s complement Adder and 8 bit 2 s complement multiplier. Assigned: Fri, Nov 3rd Due: Tue, Dec. 19th Description: con1 I[15] I[14] I[13] GND I[12] I[11] I[10] I[9] con2 O[15]
EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits
EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits Contents Objective:... 2 Part 1: Introduction... 2 Part 2 Simulation of a CMOS Inverter... 3 Part 2.1 Attaching technology information... 3 Part
ECE 571 Advanced Microprocessor-Based Design Lecture 3
ECE 571 Advanced Microprocessor-Based Design Lecture 3 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 30 January 2018 Homework #1 was posted Announcements 1 Microprocessors Also
An Overview of Microprocessor The first question comes in a mind "What is a microprocessor?. Let us start with a more familiar term computer. A digital computer is an electronic machine capable of quickly
Introduction to CMOS VLSI Design (E158) Project 2 Spring 2008
Harris Introduction to CMOS VLSI Design (E158) Project 2 Spring 2008 The E158 class will all collaborate to build a 6502 microprocessor optimized for minimum power at 1 MHz operation. The processor will
BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book
BUILDING BLOCKS OF A BASIC MICROPROCESSOR Part PowerPoint Format of Lecture 3 of Book Decoder Tri-state device Full adder, full subtractor Arithmetic Logic Unit (ALU) Memories Example showing how to write
EECS 151/251A: SPRING 17 MIDTERM 2 SOLUTIONS
University of California College of Engineering Department of Electrical Engineering and Computer Sciences J. Rabaey G. Alexandrov, N. Narevsky, V. Iyer MoWe 4-5:30pm Mo, Oct. 2, 6:00-7:30pm EECS 151/251A:
Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation
EE 342 (VLSI Circuit Design) Laboratory 3 - Using Spectre netlist and Calculator for simulation By Mulong Li, 2013 1 Background knowledge Spectre: is a SPICE-class circuit simulator. It provides the basic
Achieving EMV Electrical Compliance with the Teridian 73S8024RN
August 2005 Achieving EMV Electrical Compliance with the Teridian 1 Introduction This application note highlights particular testing considerations required to achieve compliance for payment systems smart
HSP Histogrammer/Accumulating Buffer. Features. Applications. Ordering Information. Block Diagram FN Data Sheet July 2004
HSP48410 Data Sheet July 2004 FN3185.3 Histogrammer/Accumulating Buffer The Intersil HSP48410 is an 84 lead Histogrammer IC intended for use in image and signal analysis. The on-board memory is configured
Chapter 1 Microprocessor architecture ECE 3120 Dr. Mohamed Mahmoud http://iweb.tntech.edu/mmahmoud/ mmahmoud@tntech.edu Outline 1.1 Computer hardware organization 1.1.1 Number System 1.1.2 Computer hardware
ECE 546 HOMEWORK No 10 Due Thursday, April 19, yes last
ECE 546 HOMEWORK No 10 Due Thursday, April 19, 2018 In this homework you will extract the pulse response of the given channel, extract the decision feedback equalization (DFE) coefficients to equalize
CMPEN 411 VLSI Digital Circuits. Lecture 01: Introduction
CMPEN 411 VLSI Digital Circuits Kyusun Choi Lecture 01: Introduction CMPEN 411 Course Website link at: http://www.cse.psu.edu/~kyusun/teach/teach.html [Adapted from Rabaey s Digital Integrated Circuits,
Digital Integrated Circuits A Design Perspective. Jan M. Rabaey
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Outline (approximate) Introduction and Motivation The VLSI Design Process Details of the MOS Transistor Device Fabrication Design Rules CMOS
CARDINAL COMPONENTS. FREQUENCY A MHz. Specifications: Min Typ Max Unit
Re-Configurable 6 Output PECL TCXO Fixed & Re-Configurable Multi-Frequency Oscillator Intuitive software and I 2 C interface Easily update system Industry-standard packaging saves on board space Mult.
In this tutorial, we will discuss the architecture, pin diagram and other key concepts of microprocessors.
About the Tutorial A microprocessor is a controlling unit of a micro-computer, fabricated on a small chip capable of performing Arithmetic Logical Unit (ALU) operations and communicating with the other
8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization
8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization between two devices. So it is very useful chip. The
Introduction to ICs and Transistor Fundamentals
Introduction to ICs and Transistor Fundamentals A Brief History 1958: First integrated circuit Flip-flop using two transistors Built by Jack Kilby at Texas Instruments 2003 Intel Pentium 4 mprocessor (55
中显液晶 技术资料 中显控制器使用说明书 ２００９年３月１５日 北京市海淀区中关村大街３２号和盛大厦８１１室 电话 ８６ ０１０ ５２９２６６２０ 传真 ８６ ０１０ ５２９２６６２１ 企业网站.zxlcd.com
http://wwwzxlcdcom 4 SEG / 6 COM DRIVER & CONTROLLER FOR DOT MATRIX LCD June 2 Ver Contents in this document are subject to change without notice No part of this document may be reproduced or transmitted
EE 3170 Microcontroller Applications
EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline
CARDINAL COMPONENTS. Specifications: Min Typ Max Unit
Re-Configurable 4 Output CMOS Oscillator Fixed & Re-Configurable Multi-Frequency Oscillator Intuitive software and I 2 C interface Easily update system Software flexible, quick upgrades and changes Industry-standard
Lab 4: Digital Electronics BMEn 2151 Introductory Medical Device Prototyping Prof. Steven S. Saliterman
Lab 4: Digital Electronics BMEn 2151 Introductory Medical Device Prototyping Prof. Steven S. Saliterman Exercise 4-1: Familiarization with Lab Box Contents & Reference Books 4-1-1 CMOS Cookbook (In the
Design Objectives of the 0.35µm Alpha Microprocessor (A 500MHz Quad Issue RISC Microprocessor)
Design Objectives of the 0.35µm Alpha 21164 Microprocessor (A 500MHz Quad Issue RISC Microprocessor) Gregg Bouchard Digital Semiconductor Digital Equipment Corporation Hudson, MA 1 Outline 0.35µm Alpha
CSE 141L Computer Architecture Lab Fall Lecture 3
CSE 141L Computer Architecture Lab Fall 2005 Lecture 3 Pramod V. Argade November 1, 2005 Fall 2005 CSE 141L Course Schedule Lecture # Date Day Lecture Topic Lab Due 1 9/27 Tuesday No Class 2 10/4 Tuesday
CARDINAL COMPONENTS. Specifications: Min Typ Max Unit
Re-Configurable 6 Output CMOS TCXO Fixed & Re-Configurable Multi-Frequency Oscillator Intuitive software and I 2 C interface Easily update system Software flexible, quick upgrades and changes Industry-standard
VLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.0 Project: A -Bit Kogge-Stone Adder Project number: 1 Project Group: Name Project members Telephone E-mail Project
Partitioned Branch Condition Resolution Logic
1 Synopsys Inc. Synopsys Module Compiler Group 700 Middlefield Road, Mountain View CA 94043-4033 (650) 584-5689 (650) 584-1227 FAX aamirf@synopsys.com http://aamir.homepage.com Partitioned Branch Condition
Ali Karimpour Associate Professor Ferdowsi University of Mashhad
AUTOMATIC CONTROL SYSTEMS Ali Karimpour Associate Professor Ferdowsi University of Mashhad Main reference: Christopher T. Kilian, (2001), Modern Control Technology: Components and Systems Publisher: Delmar
DS1216B. SmartWatch/RAM 16K/64K FEATURES PIN ASSIGNMENT PIN DESCRIPTION
DS1216B SmartWatch/RAM 16K/64K FEATURES Keeps track of hundredths of seconds, seconds, minutes, hours, days, date of the month, months, and years Converts standard 2K x 8 and 8K x 8 CMOS static RAMs into
Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 5, MAY 1998 707 Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor James A. Farrell and Timothy C. Fischer Abstract The logic and circuits
Philadelphia University Department of Computer Science. By Dareen Hamoudeh
Philadelphia University Department of Computer Science By Dareen Hamoudeh 1.REGISTERS WHAT IS REGISTER? register is a quickly accessible location available to a computer's central processing unit (CPU).
Testbench Template. The Big Picture
Testbench Template Testbench template generated by Cadence The Big Picture 1010010100100 1001000010100 1110101001110 1010100010011 0100100010001 Input Vector Table DUT (Device Under Test) Compare Actual
Total Ionizing Dose Test Report. No. 17T-RT3PE3000L-CG484-QMPWN
Total Ionizing Dose Test Report No. 17T-RT3PE3000L-CG484-QMPWN March 24, 2017 Table of Contents I. Summary Table... 3 II. Total Ionizing Dose (TID) Testing... 3 A. Device-Under-Test (DUT) and Irradiation
How to Use an Arduino
How to Use an Arduino By Vivian Law Introduction The first microcontroller, TMS-1802-NC, was built in 1971 by Texas Instruments. It owed its existence to the innovation and versatility of silicon and the
Homework 5: Circuit Design and Theory of Operation Due: Friday, February 24, at NOON
Homework 5: Circuit Design and Theory of Operation Due: Friday, February 24, at NOON Team Code Name: Motion Tracking Laser Platform Group No.: 9 Team Member Completing This Homework: David Kristof NOTE:
WT6510. USB Keyboard Controller (Mask ROM Type)
WT6510 USB Keyboard Controller (Mask ROM Type) REV 110 25, May, 2000 Weltrend Semiconductor, Inc All Rights Reserved 1!"#$%$&'%() &*$&+&& %,-/01 2-/01 // %,- //012,- //01 3!4,56!&&5 3!4,786!&&5 #9$,&:,
CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY
CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. APPLICATION NOTE A V A I L A B L E AN61 16K X25160 2K x 8 Bit SPI Serial
UMBC. 80C86/80C88: CMOS version draws 10mA with temp spec -40 to 225degF. 450mV while input max can be no higher than 800mV). 0 0.
8086/88 Device Specifications Both are packaged in DIP (Dual In-Line Packages). 8086: 16-bit microprocessor with a 16-bit data bus 8088: 16-bit microprocessor with an 8-bit data bus. Both are 5V parts:
Latches SEU en techno IBM 130nm pour SLHC/ATLAS. CPPM, Université de la méditerranée, CNRS/IN2P3, Marseille, France
Latches SEU en techno IBM 130nm pour SLHC/ATLAS CPPM, Université de la méditerranée, CNRS/IN2P3, Marseille, France Outline Introduction Description of the DICE latch Different implemented layouts for the
OSC Ring Type Ring or Resonator type (optional) RESET Pin No Yes
General Description Features est Series is a series of 3 to 340 seconds single chip high quality voice synthesizer IC which contains one 4-bit Input port (provided for est005 and above); three 4-bit I/O
Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1
Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 11 Embedded Processors - II Version 2 EE IIT, Kharagpur 2 Signals of a Typical Microcontroller In this lesson the student will
Chapter 1: Basics of Microprocessor [08 M]
![Chapter 1: Basics of Microprocessor [08 M]](/thumbs/77/75860546.jpg "Chapter 1: Basics of Microprocessor [08 M]")
Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)
CMOS VLSI Design. Final Project
Harris CMOS VLSI Design Final Project 1. Overview The final project is a chance for you to apply your new skills in VLSI design to a moderate sized problem of your choosing as part of a two-person team.
EXPERIMENT 6. CMOS INVERTERS AND CMOS LOGIC CIRCUITS
EXPERIMENT 6. CMOS INVERTERS AND CMOS LOGIC CIRCUITS I. Introduction I.I Objectives In this experiment, you will analyze the voltage transfer characteristics (VTC) and the dynamic response of the CMOS
Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11. Ver. 1.0web
For XILINX WebPack Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11 Ver. 1.0web 1 Table of Contents 1.0 INTRODUCTION...3 2.0 GENERAL DESCRIPTION...5 3.0 BRIEF DESCRIPTION Of PLDT-3 BOARD...6
EECS150 - Digital Design Lecture 17 Memory 2
EECS150 - Digital Design Lecture 17 Memory 2 October 22, 2002 John Wawrzynek Fall 2002 EECS150 Lec17-mem2 Page 1 SDRAM Recap General Characteristics Optimized for high density and therefore low cost/bit
3. Implementing Logic in CMOS
3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 27 September, 27 ECE Department,
USB-4303 Specifications
Specifications Document Revision 1.0, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
HCTL-2017 Quadrature Decoder/Counter Interface ICs
Products > Motion Control Encoder Solutions > Integrated Circuits > Decoder > HCTL-2017 HCTL-2017 Quadrature Decoder/Counter Interface ICs Description HCTL-2xxx series is a direct drop-in replacement for
FPGA Interfacing of HD44780 Based LCD Using Delayed Finite State Machine (FSM)
FPGA Interfacing of HD44780 Based LCD Using Delayed Finite State Machine (FSM) Edwin NC Mui Custom R & D Engineer Texco Enterprise Ptd. Ltd. {blackgrail2000@hotmail.com} Abstract This paper presents a
VLIW Digital Signal Processor. Michael Chang. Alison Chen. Candace Hobson. Bill Hodges
VLIW Digital Signal Processor Michael Chang. Alison Chen. Candace Hobson. Bill Hodges Introduction Functionality ISA Implementation Functional blocks Circuit analysis Testing Off Chip Memory Status Things
Multi Cycle Implementation Scheme for 8 bit Microprocessor by VHDL
Multi Cycle Implementation Scheme for 8 bit Microprocessor by VHDL Sharmin Abdullah, Nusrat Sharmin, Nafisha Alam Department of Electrical & Electronic Engineering Ahsanullah University of Science & Technology
6. Latches and Memories
6 Latches and Memories This chapter . RS Latch The RS Latch, also called Set-Reset Flip Flop (SR FF), transforms a pulse into a continuous state. The RS latch can be made up of two interconnected
A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache
A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache Stefan Rusu Intel Corporation Santa Clara, CA Intel and the Intel logo are registered trademarks of Intel Corporation or its subsidiaries in