Intel I/O Processor Software Conversion to Intel I/O Processor
|
|
- Brent Robinson
- 5 years ago
- Views:
Transcription
1 Intel I/O Processor Software Conversion to Intel I/O Processor Application Note August 2004 Order Number: US
2 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. EXCEPT AS PROVIDED IN INTEL S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined. Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Intel I/O Processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling or by visiting Intel s website at AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, icomp, InstantIP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright 2004, Intel Corporation. All rights reserved. 2 Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
3 Contents Contents 1.0 Introduction Intel I/O Processor Architecture Overview Intel I/O Processor Memory Controller Architecture MCU Software Changes to Intel I/O Processor BIU Software Changes to Intel I/O Processor Intel I/O Processor Interrupt Controller Architecture ICU Software Changes to Intel I/O Processor Intel I/O Processor Private Device Control Architecture Private Device Control Software Changes to Intel I/O Processor PCI Express* to PCI-X Bridge Architecture PCI Express* to PCI-X Bridge Software Changes to PXH Intel XScale Core Access of PCI Express* to PCI-X Bridge Configuration Registers Bridge Initialization Requirements Peripheral Bus Interface Address Translation Unit GPIO and Serial Interfaces GPIO I 2 C Interface SMBus Interface UART Units Other Integrated Peripherals Summary...19 Figures 1 Intel I/O Processor Block Diagram...7 Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 3
4 Contents Tables 1 MCU Register Changes from Intel I/O Processor BIU Register Changes from Intel I/O Processor ICU Register Changes from Intel I/O Processor Private Device Control Registers Bridge Access Registers Bridge Initialization Registers PBI Register Changes from Intel I/O Processor ATU Register Changes from Intel I/O Processor GPIO Register Changes from Intel I/O Processor UART Registers Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
5 Contents Revision History Date Revision Description August Initial public release Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 5
6 Contents THIS PAGE INTENTIONALLY LEFT BLANK 6 Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
7 1.0 Introduction The Intel I/O processor (80332) is the first PCI Express* I/O processor in the Intel XScale microarchitecture family of I/O processors. The integrates two PCI Express* to PCI-X bridges with Intel I/O processor (80321) peripherals that have improved performance for next-generation products. The improvements over the provided in the include improved memory-controller architecture, higher-speed memory and internal busses, and a higher-performance interrupt controller. This application note describes these changes and the impact of converting a software stack to the Intel I/O Processor Architecture Overview As shown in Figure 1, the integrates the I/O peripherals of the as a PCI device connected internally to the PCI-X A-segment. The Intel XScale core accesses I/O devices through the ATU to the A-segment PCI-X bus, host memory through the ATU, and the PCI Express* port through the PCI Express* to PCI bridge. The core processor has access to the PCI Express*-to- PCI bridge configuration register space through this same path, using Type-0 configuration cycles. A simple model for the can be a connected to the secondary PCI interface of a PXH. The MCU and some peripherals of the are enhanced in the 80332, and some functionality of PXH is not provided in the However, the programming model of the two components is equivalent to the single-chip solution. Figure 1. Intel I/O Processor Block Diagram Intel XScale Core Bus Interface Unit 32-/64-bit DDR Interface Memory Controller UART Units 2 I 2 C Units 16-bit PBI Application Accelerator Unit 2.1 GB/s Internal Bus (266 MHz) Interrupt/ GPIO Unit 2-channel DMA Controller Timers ATU Message Unit Arbiter SMBus IOAPIC PCIe to PCI-X* Bridge A PCI-X IOP-Bus (133 MHz) PCIe x8 Performance Monitoring IOAPIC PCIe to PCI-X* Bridge B PCI-X Slot Bus (133 MHz) Arbiter/SHPC B Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 7
8 3.0 Intel I/O Processor Memory Controller Architecture The has significant improvements over the memory controller of the in both architecture and speed. The memory controller supports both DDR333 SDRAM for 2.7 GB/s bandwidth and DDR-II 400 MHz SDRAM for 3.2 GB/s bandwidth. Memory type is selected via a reset strap, MEM_TYPE. Note: DDR333 can be used only with the MHz and 667 MHz. DDR-II 400 can be used only with the MHz and 800 MHz. The architecture of the implements a dual-ported memory controller and Intel XScale core bus interface unit. This architecture allows core transactions targeting SDRAM to pass directly to the MCU, without crossing the internal bus. The memory controller also supports pipelined SDRAM transactions to reduce latency of back-to-back transactions. The MCU implements a programmable arbiter, allowing users to optimize the MCU behavior to best serve the application needs. Core processor transactions, targeting peripheral units or PCI devices, are directed across the internal bus by the Bus Interface Unit of the Intel XScale core. Peripheral units also have a separate port to the MCU for transactions, which are prioritized in the MCU against core processor transactions. 8 Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
9 3.1 MCU Software Changes to Intel I/O Processor The new MCU of the has additional registers for control of the arbiter and features. The control for both DDR and DDR-II impacts some register contents. Many registers remain unchanged; however, the internal bus addresses of the registers have been moved to accommodate additional registers. Note: The MCU is not backward-compatible to the Existing SDRAM initialization software needs modification to align register addresses to the MCU MMR map. The method for initializing the SDRAM through the Initialization and Control Registers must also be modified. The DDR SDRAM drive strength and I/O control registers are revised from the Two new MCU interrupt sources in the MCISR require interrupt service routines for the MCU to be updated. Registers that have control bits added or changed are listed in Table 1: Table 1. MCU Register Changes from Intel I/O Processor Register Description Change SDIR SDCR[1:0] S32SR MCISR MPTCR MPCR Various SDRAM Initialization SDRAM Control SDRAM 32-bit Region Size Interrupt Status Register MCU Port Transaction Count Register MCU Preemption Control I/O Drive Strength and Delay Control Registers Modified bit definition Default: N/A Added new fields and split into two registers Default: N/A New register for new feature Default: disabled New bits Default: no error New register for dual-ported MCU Default: IB=1, Core=12 New register for dual-ported MCU Default: disabled New MMR addresses and new definition Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 9
10 3.2 BIU Software Changes to Intel I/O Processor The new BIU of the has changed from the to implement the dual-port architecture to the new MCU. The registers of the BIU remain unchanged with the exception of addresses. The BIU registers of the are accessible only as memory-mapped registers and not as coprocessor registers, as was the case in the An additional register also exists for control of the BIU in the Note: The BIU is not backward-compatible to the Existing software must be modified to align register addresses to the BIU MMR map, instead of co-processor addressable registers. In addition, Table 2 lists the registers of the BIU that have been changed or added: Table 2. BIU Register Changes from Intel I/O Processor Register Description Change BIUSR BIU Status New bits added BIUCR BIU Control New register for dual-ported MCU 10Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
11 4.0 Intel I/O Processor Interrupt Controller Architecture The Interrupt Controller Unit (ICU) in the enhances what was implemented in the The ICU includes a vector port for both FIQ and IRQ interrupts, allowing the interrupt service routine to directly read the interrupt service routine vector, saving software overhead. The vector is calculated by the ICU, based on programmed values for Interrupt Service Routine Base Address, Interrupt Service Routine Size, and interrupt priorities. The ICU supports 64 interrupt sources (not all 64 sources are used) as compared to 32 in the ICU Software Changes to Intel I/O Processor The advanced vector generation features of the ICU are accessible by additional registers. An additional 32 interrupt sources are supported in the 80332, and a second set of registers for Control, Status, and Steering exist in the with the sources divided across these registers. The ICU registers exist as both MMR-mapped and co-processor 6 registers, as in the However, the ICU registers are remapped to different addresses. Note: The ICU is not backward-compatible to Existing software can be modified to take advantage of the interrupt vector generation feature utilizing the registers of the ICU which have been added (listed in Table 3): Table 3. ICU Register Changes from Intel I/O Processor Register Description Change INTCTL[1:0] Interrupt Mask Two registers for additional sources INTSTR[1:0] Interrupt Steering Two registers for additional sources IINTSRC[1:0] IRQ Pending Interrupt Sources Two registers for additional sources FINTSRC[1:0] FIQ Pending Interrupt Sources Two registers for additional sources IPR[3:0] Interrupt Priority New registers for interrupt priorities INTBASE Interrupt Service Routine Base Address New registers for vector generation INTSIZE Interrupt Service Routine Size New registers for vector generation IINTVEC IRQ Interrupt Vector New registers for vector generation FINTVEC FIQ Interrupt Vector New registers for vector generation PIRSR PCI Interrupt Routing Select Register New bits for additional interrupt steering flexibility Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 11
12 5.0 Intel I/O Processor Private Device Control Architecture Control of the private device mechanism of the is performed via registers residing in the PCI Express*-to-PCI bridge configuration mapped register space. 5.1 Private Device Control Software Changes to Intel I/O Processor The BINIT register within the bridge configuration space provides a single-bit control for enabling/disabling a group of device numbers as private devices. This bit allows inhibiting configuration access from the PCI Express* interface to PCI device numbers 0 through 9 (IDSEL tied to AD16 through AD25). No external RAIDIOS logic is required. Note: The private device control mechanism is not backward-compatible to RAIDIOS used with the In addition to enabling private devices, the BINIT register allows firmware to enable a private memory address space. This address space can be used in conjunction with the ATU s BAR3, to enable I/O controller access to the entire local memory, for data transfers to/from RAID cache. Interrupts from PCI devices are individually steered to the Interrupt Control Unit and core processor or the IOAPICs and host processor through the PCI Interrupt Routing Select Register (PIRSR). This register is enhanced over the register in the to accommodate additional PCI interrupt sources and routing control to the two IOAPICs. Table 4 lists the registers of the ATU that have been added: Table 4. Private Device Control Registers Register Description Unit Change PIRSR Interrupt Steering ATU BINIT Bridge Initialization Register Bridge Moved from ICU/GPIO in the 80321, and new bits added. New register/unit, for Private Device and Private Memory control 12Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
13 6.0 PCI Express* to PCI-X Bridge Architecture The integrates two PCI Express* to PCI-X bridges. These bridges are a direct integration of the PXH logic. However, some of the external pins are not supported in the The I/O processor portion of the is logically mapped to the secondary bus of one of the bridges, as a device on the secondary bus. The ATU IDSEL input is mapped to A-segment AD30, thereby defining the ATU as device 0xE on the A-segment. PCI address line AD30 is therefore not available for connecting PCI device IDSEL input on the A-Segment. 6.1 PCI Express* to PCI-X Bridge Software Changes to PXH The is actually identical to PXH from the programming interface, including PCI enumeration and configuration space. Every register has the same address and definition as in PXH. The PCI pad control registers are not in PXH for 80332, but reside in MMR space behind the ATU. Note: The PCI Express* to PCI-X bridges are software-compatible to those in PXH. 6.2 Intel XScale Core Access of PCI Express* to PCI-X Bridge Configuration Registers The core can access the bridge configuration space by generating Type-0 configuration cycles through the ATU to the A-segment PCI bus. By default, the bridge is configured to claim Type-0 configuration cycles, which do not fall within the Secondary-to-Subordinate bus number range. This capability is controlled in the BINIT register. At power-up, the bridge s Primary PCI bus number defaults to zero, and therefore a Type-0 configuration cycle to device number 0 (AD16) and function number 0, address the A-Segment Bridge configuration space. The B-Segment bridge is addressed as function number 2. The Primary and Secondary Bus Number registers of the bridge are mirrored within the ATU registers for firmware access. Firmware can read the Primary Bus Number register after host PCI enumeration has configured the bridge and use the value when generating Type-1 configuration cycles to access the bridge configuration registers. The Bridge Access Registers are described in Table 5. Table 5. Bridge Access Registers Register Description Change BINIT Bridge Initialization Register New register for PCI Configuration Access PEBPBNR Primary Bridge Bus Number Register New register PEBSABNR A-Bridge Secondary Bus Number Register New register PEBSBBNR B-Bridge Secondary Bus Number Register New register Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 13
14 6.3 Bridge Initialization Requirements As with the 80321, the Configuration Retry strap and function are implemented in the to allow firmware to initialize the processor before host PCI enumeration configures the processor. In the 80332, Configuration Retry is replicated in the ATU and Primary side (PCI Express* side) of the bridges. The firmware must clear both the ATU Configuration Retry bit and the Bridge Configuration Retry bit to enable host enumeration of the I/O processor and secondary PCI bus devices. The Configuration Retry bit in the bridges must be cleared in both the A and B segments. To clear the bit in the B segment, a Type-1 configuration cycle must be issued to the B segment bridge. Type-0 configuration cycles are used to access the A segment bridge configuration space. Table 6. Bridge Initialization Registers Register Description Change BINIT Bridge Initialization Register New register, for PCI Express* Configuration Retry Response control 14Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
15 7.0 Peripheral Bus Interface The Peripheral Bus Interface (PBI) of the is only 16-bits wide and includes only two address windows. Note: The PBI programming interface is backward-compatible to the for the registers and features except windows 2 5. The programming difference between the and the for the PBI interface is limited to the registers listed in Table 7. Table 7. PBI Register Changes from Intel I/O Processor Register Description Change PBBAR[5:2] Peripheral Bus Base Address Registers Not implemented in the PBLR[5:2] Peripheral Bus Limit Registers Not implemented in the PBDSCR PBI I/O Drive Strength New MMR address Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 15
16 8.0 Address Translation Unit The ATU has several differences compared to the ATU. These include an additional capability (VPD), removal of the PCI bus pad control, modification to the PIRSR, and new bus number registers for the bridge. A PCI Vital Product Data (VPD) extended capability has been added to the Address Translation Unit of the The capability of the registers is added to the ATU MMR map. The PCI Interrupt Routing Select register has been remapped in the with additional bits to handle more interrupts and steering options. The PCI Bus Drive Strength Control register is removed from the ATU, and the bus pad control is redefined in a dedicated register group. Bus number registers to mirror the bridge primary and secondary bus numbers have been added. ATU Configuration Write Interrupt is a new interrupt source, and there are three new bits in the ATUIMR and ATUISR to support this interrupt. Table 8 lists the registers that have changed in the from the Table 8. ATU Register Changes from Intel I/O Processor Register Description Change VPD_Cap_ID VPD Capability ID New register in ATU for optional capability VPD_Next_Item_Ptr VPD Next Capability Pointer New register in ATU for optional capability VPDAR VPD Address Register New register in ATU for optional capability VPDDR VPD Data Register New register in ATU for optional capability PIRSR PCI Interrupt Routing Select Register New MMR address, and additional bits various PCI Bus Drive Strength Control Registers New MMR address and definition PEBPBNR Primary Bridge Bus Number Register New register PEBSABNR A-Bridge Secondary Bus Number Register New register PEBSBBNR B-Bridge Secondary Bus Number Register New register PCSR[4] Reset Peripheral Bus control bit Not implemented in the ATU ATUCMD[10] Interrupt Disable bit New bit to support PCI v2.3 ATUSR[3] Interrupt Status bit New bit to support PCI v2.3 ATUISR[17:15] ATUIMR[14:12] ATU Interrupt Status Register ATU Interrupt Mask Register New status bits to support ATU Configuration Register Write Interrupt New mask bits to support ATU Configuration Register Write Interrupt 16Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
17 9.0 GPIO and Serial Interfaces The includes eight GPIOs, two backward-compatible I 2 C interfaces, one SMBus interface, and two UARTs. 9.1 GPIO The includes eight GPIOs. These GPIOs are multiplexed with the serial interfaces as in the The GPIO registers are remapped out of the Interrupt Control Unit MMR section, and bits have been added to control the new GPIO pins. An additional register has been added to control the multiplexing with the SMBus interface. Table 9 lists the register changes. Table 9. GPIO Register Changes from Intel I/O Processor Register Description Change GPOE GPIO Output Enable Register New MMR address GPID GPIO Input Data Register New MMR address GPOD GPIO Output Data Register New MMR address SMBER SMBus Enable Register New register for SMBus multiplexing control. Enabled by default. 9.2 I 2 C Interface The integrates two I 2 C interfaces that are backward-compatible to the These are unchanged in function and register address. 9.3 SMBus Interface The integrates one SMBus slave interface. This interface provides access to the PCI Express*-to-PCI bridge configuration registers as well as the IOAPICs and SHPC. This interface does not support access to the I/O peripherals, such as the ATU, MCU, and DMA. The SMBus is multiplexed with one of the I 2 C interfaces, limiting operation to one I 2 C interface when the SMBus interface is enabled. SMBus is enabled by default see Table 9. The SMBus interface uses the same implementation as PXH. Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 17
18 9.4 UART Units These units are mapped to MMR space, and are 4-pin UARTs (RXD, TXD, CTS# and RTS#), that are multiplexed with four GPIOs each. The registers for the UARTs are listed in Table 10. Note: Two UARTs are integrated in the that did not exist in the Table 10. UART Registers Register 1 Description Change UxRBR UART Receive Buffer New register UxTHR UART Transmit Buffer New register UxIER UART Interrupt Enable New register UxIIR/UxFCR UART Interrupt Status (Rd)/UART FIFO Control (Wr) New register UxLCR UART Line Control New register UxMCR UART Modem Control New register UxLSR UART Line Status New register UxMSR UART Modem Status New register UxSPR UART Scratch Pad New register UxDLL UART Divisor Latch Low New register UxDLH UART Divisor Latch High New register UxFOR UART FIFO Occupancy New register UxABR UART Autobaud Control New register UxACR UART Autobaud Count New register Note: 1. x indicates 0 or 1. Thus, UxRBR indicates both U0RBR and U1RBR. 18Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
19 10.0 Other Integrated Peripherals The includes a complete set of peripherals for RAID software, matching that of the These include timers, DMA, IARB, AAU, and MU. Note: These units remain unchanged in the 80332, except for the DMA, which does include the CRC32C generator which is not included in the Despite this exception, these peripherals are backwards-compatible Summary The integrates the PCI Express* to PCI-X bridges of the PXH with an I/O processor. No software differences exist between the and PXH; however, some functionality is limited due to reduced pin count. Some programming differences do exist between the and the 80321, as detailed in this application note. These include programming interface changes to the BIU, MCU, ICU, ATU, and PBI. Additional features in the exist in a backward-compatible mapping for newly integrated UART and bridges. Intel I/O Processor Software Conversion to Intel I/O Processor Application Note 19
20 THIS PAGE INTENTIONALLY LEFT BLANK 20Intel I/O Processor Software Conversion to Intel I/O Processor Application Note
ECC Handling Issues on Intel XScale I/O Processors
ECC Handling Issues on Intel XScale I/O Processors Technical Note December 2003 Order Number: 300311-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationIntel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor PCI 16-Bit Read Implementation
Intel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor PCI 16-Bit Read Implementation Application Note September 2004 Document Number: 300375-002 INFORMATION IN THIS DOCUMENT
More informationIntel IXP400 Software: Integrating STMicroelectronics* ADSL MTK20170* Chipset Firmware
Intel IXP400 Software: Integrating STMicroelectronics* ADSL MTK20170* Chipset Firmware Application Note September 2004 Document Number: 254065-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
More informationIntel I/O Processor Chipset with Intel XScale Microarchitecture
Intel 80310 I/O Processor Chipset with Intel XScale Microarchitecture Initialization Considerations White Paper July 2001 Order Number: 273454-001 Information in this document is provided in connection
More informationIntel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Boot-Up Options
Intel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Boot-Up Options Application Note September 2004 Document Number: 254067-002 Contents INFORMATION IN THIS DOCUMENT IS
More informationThird Party Hardware TDM Bus Administration
Third Party Hardware TDM Bus Administration for Windows Copyright 2003 Intel Corporation 05-1509-004 COPYRIGHT NOTICE INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
More informationEnabling DDR2 16-Bit Mode on Intel IXP43X Product Line of Network Processors
Enabling DDR2 16-Bit Mode on Intel IXP43X Product Line of Network Processors Application Note May 2008 Order Number: 319801; Revision: 001US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH
More informationRecommended JTAG Circuitry for Debug with Intel Xscale Microarchitecture
Recommended JTAG Circuitry for Debug with Intel Xscale Microarchitecture Application Note June 2001 Document Number: 273538-001 Information in this document is provided in connection with Intel products.
More informationTechniques for Lowering Power Consumption in Design Utilizing the Intel EP80579 Integrated Processor Product Line
Techniques for Lowering Power Consumption in Design Utilizing the Intel Integrated Processor Product Line Order Number: 320180-003US Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED
More informationIntel 6300ESB I/O Controller Hub (ICH)
Intel 6300ESB I/O Controller Hub (ICH) Notice: The Intel 6300ESB ICH may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized
More informationHow to Configure Intel X520 Ethernet Server Adapter Based Virtual Functions on SuSE*Enterprise Linux Server* using Xen*
How to Configure Intel X520 Ethernet Server Adapter Based Virtual Functions on SuSE*Enterprise Linux Server* using Xen* Technical Brief v1.0 September 2011 Legal Lines and Disclaimers INFORMATION IN THIS
More informationIntel C++ Compiler Documentation
Document number: 304967-001US Disclaimer and Legal Information INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY
More informationOpen FCoE for ESX*-based Intel Ethernet Server X520 Family Adapters
Open FCoE for ESX*-based Intel Ethernet Server X520 Family Adapters Technical Brief v1.0 August 2011 Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS.
More informationIntel 810 Embedded Client Reference Design DC/DC ATX Power Supply
Intel 810 Embedded Client Reference Design DC/DC ATX Power Supply Scalable Platform with Integrated Flat Panel Display Application Note June 2001 Order Number: 273549-001 Information in this document is
More informationContinuous Speech Processing API for Linux and Windows Operating Systems
Continuous Speech Processing API for Linux and Windows Operating Systems Demo Guide November 2003 05-1701-003 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationRAID on Motherboard (ROMB) Considerations Using Intel I/O Processor
RAID on Motherboard (ROMB) Considerations Using Intel 80321 I/O Processor Application Note June 2002 Document Number: 273456-006 Information in this document is provided in connection with Intel products.
More informationRunning RAM RedBoot to Move Flash from Outbound Direct Addressing Window
Running RAM RedBoot to Move Flash from Outbound Direct Addressing Window Application Note January 2002 Document Number: 273660-001 Information in this document is provided in connection with Intel products.
More informationGetting Compiler Advice from the Optimization Reports
Getting Compiler Advice from the Optimization Reports Getting Started Guide An optimizing compiler can do a lot better with just a few tips from you. We've integrated the Intel compilers with Intel VTune
More informationIntel Dialogic Global Call Protocols Version 4.1 for Linux and Windows
Intel Dialogic Global Call Protocols Version 4.1 for Linux and Windows Release Notes December 2003 05-1941-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationIntel NetStructure SS7 Boards
Intel NetStructure SS7 Boards SS7HD Migration Guide October 2003 05-2131-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,
More informationIntroduction to Intel Fortran Compiler Documentation. Document Number: US
Introduction to Intel Fortran Compiler Documentation Document Number: 307778-003US Disclaimer and Legal Information INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
More informationIntel Platform Controller Hub EG20T
Intel Platform Controller Hub EG20T UART Controller Driver for Windows* Programmer s Guide Order Number: 324261-002US Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
More informationIntel Parallel Amplifier Sample Code Guide
The analyzes the performance of your application and provides information on the performance bottlenecks in your code. It enables you to focus your tuning efforts on the most critical sections of your
More informationIntel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Flash Programming
Intel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Flash Programming Application Note October 2004 Document Number: 254273-002 INFORMATION IN THIS DOCUMENT IS PROVIDED
More informationIntel IT Director 1.7 Release Notes
Intel IT Director 1.7 Release Notes Document Number: 320156-005US Contents What s New Overview System Requirements Installation Notes Documentation Known Limitations Technical Support Disclaimer and Legal
More informationContinuous Speech Processing API for Host Media Processing
Continuous Speech Processing API for Host Media Processing Demo Guide April 2005 05-2084-003 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
More informationProduct Change Notification
Product Change Notification Change Notification #: 114547-01 Change Title: Intel Dual Band Wireless-AC 3165 SKUs: 3165.NGWG.I; 3165.NGWGA.I; 3165.NGWG.S; 3165.NGWG; 3165.NGWGA.S; 3165.NGWGA, PCN 114547-01,
More informationProduct Change Notification
Product Change Notification Change Notification #: 115169-01 Change Title: Intel Dual Band Wireless-AC 8265 SKUs: 8265.D2WMLG; 8265.D2WMLG.NV; 8265.D2WMLG.NVH; 8265.D2WMLGH; 8265.D2WMLG.NVS; 8265.D2WMLG.S;
More informationIntel EP80579 Software Drivers for Embedded Applications
Intel EP80579 Software Drivers for Embedded Applications Package Version 1.0 Release Notes October 2008 Order Number: 320150-005US Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN
More informationProduct Change Notification
Product Change Notification 113412-00 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY
More informationProduct Change Notification
Product Change Notification Change Notification #: 114137-00 Change Title: Intel Dual Band Wireless-AC 8260, Intel Dual Band Wireless-N 8260, SKUs: 8260.NGWMG.NVS, 8260.NGWMG.S, 8260.NGWMG, 8260.NGWMG.NV
More informationIntel I/O Processor
Intel 80331 I/O Processor Application Accelerator Unit D-0 Addendum January, 2005 Document Number: 304496001US Intel 80331 I/O Processor Application Accelerator Unit D-0 Addendum Information in this document
More informationIntel NetStructure IPT Series on Windows
Intel NetStructure IPT Series on Windows Configuration Guide November 2002 05-1752-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL
More informationIntel PCI-X to Serial ATA Controller
Intel 31244 PCI-X to Controller Design Layout Review Checklist October 2002 Document Number: 273791-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR
More informationNative Configuration Manager API for Windows Operating Systems
Native Configuration Manager API for Windows Operating Systems Library Reference December 2003 05-1903-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationIntel Platform Controller Hub EG20T
Intel Platform Controller Hub EG20T Inter Integrated Circuit (I 2 C*) Driver for Windows* Programmer s Guide Order Number: 324258-002US Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED
More informationProduct Change Notification
Product Change Notification Change Notification #: 114332-00 Change Title: Intel Dual Band Wireless-AC 7260, Intel Dual Band Wireless-N 7260, Intel Wireless-N 7260, SKUs: 7260.NGIANG, 7260.NGIG, 7260.NGINBG,
More informationProduct Change Notification
Product Notification Notification #: 114712-01 Title: Intel SSD 750 Series, Intel SSD DC P3500 Series, Intel SSD DC P3600 Series, Intel SSD DC P3608 Series, Intel SSD DC P3700 Series, PCN 114712-01, Product
More informationProduct Change Notification
Product Change Notification Change Notification #: 115338-00 Change Title: Intel Dual Band Wireless-AC 7265 and Intel Dual Band Wireless-N 7265 SKUs: 7265.NGWANG.W; 7265.NGWG.NVBR; 7265.NGWG.NVW; 7265.NGWG.W;
More informationIntel Platform Controller Hub EG20T
Intel Platform Controller Hub EG20T Packet HUB Driver for Windows* Programmer s Guide February 2011 Order Number: 324265-002US Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
More informationIntel I/O Companion Chip
Specification Update March 2007 Notice: The Intel 80312 I/O Processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current
More informationUsing the Intel IQ80310 Ethernet Connection Under RedBoot
Using the Intel IQ80310 Ethernet Connection Under RedBoot Application Note March 5, 2002 Document Number: 273685-001 Information in this document is provided in connection with Intel products. No license,
More informationProduct Change Notification
Product Change Notification Change Notification #: 114216-00 Change Title: Intel SSD 730 Series (240GB, 480GB, 2.5in SATA 6Gb/s, 20nm, MLC) 7mm, Generic Single Pack, Intel SSD 730 Series (240GB, 480GB,
More informationUsing Intel Inspector XE 2011 with Fortran Applications
Using Intel Inspector XE 2011 with Fortran Applications Jackson Marusarz Intel Corporation Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationProduct Change Notification
Product Change Notification Change Notification #: 114840-00 Change Title: Intel Omni-Path Host Fabric Interface Adapter 100 Series 1 Port PCIe x16 Standard 100HFA016FS, Intel Omni-Path Host Fabric Interface
More informationIntel IXP42X Product Line and IXC1100 Control Plane Processor: Using the Intel LXT973 Ethernet Transceiver
Intel IXP42X Product Line and IXC1100 Control Plane Processor: Using the Intel LXT973 Ethernet Transceiver Application Note July 2004 Document Number: 253429-002 INFORMATION IN THIS DOCUMENT IS PROVIDED
More informationProduct Change Notification
Product Change Notification Change Notification #: 115007-00 Change Title: Select Intel SSD 530 Series, Intel SSD 535 Series, Intel SSD E 5410s Series, Intel SSD E 5420s Series, Intel SSD PRO 2500 Series,
More informationIntel Desktop Board D945GCCR
Intel Desktop Board D945GCCR Specification Update January 2008 Order Number: D87098-003 The Intel Desktop Board D945GCCR may contain design defects or errors known as errata, which may cause the product
More informationEmbedded Intel 855GME GMCH to Intel 852GM GMCH Design Respin
Embedded Intel 855GME GMCH to Intel 852GM GMCH Design Respin Application Note September 2006 Document Number: 314812-002US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO
More informationProduct Change Notification
Product Change Notification Change Notification #: 114258-00 Change Title: Intel SSD DC S3710 Series (200GB, 400GB, 800GB, 1.2TB, 2.5in SATA 6Gb/s, 20nm, MLC) 7mm, Generic 50 Pack Intel SSD DC S3710 Series
More informationIntel IXP400 Software: VLAN and QoS Application Version 1.0
Intel IXP400 Software: VLAN and QoS Application Version 1.0 Programmer s Guide September 2004 Document Number: 301925-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. EXCEPT
More informationProduct Change Notification
Product Change Notification Change Notification #: 115107-00 Change Title: Intel Ethernet Converged Network Adapter X520 - DA1, E10G41BTDAPG1P5,, MM#927066, Intel Ethernet Converged Network Adapter X520
More informationIntel MPI Library for Windows* OS
Intel MPI Library for Windows* OS Getting Started Guide The Intel MPI Library is a multi-fabric message passing library that implements the Message Passing Interface, v2 (MPI-2) specification. Use it to
More informationIntel G31/P31 Express Chipset
Intel G31/P31 Express Chipset Specification Update For the Intel 82G31 Graphics and Memory Controller Hub (GMCH) and Intel 82GP31 Memory Controller Hub (MCH) February 2008 Notice: The Intel G31/P31 Express
More informationProduct Change Notification
Product Change Notification 113028-02 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY
More informationMigration Guide: Numonyx StrataFlash Embedded Memory (P30) to Numonyx StrataFlash Embedded Memory (P33)
Migration Guide: Numonyx StrataFlash Embedded Memory (P30) to Numonyx StrataFlash Embedded Memory (P33) Application Note August 2006 314750-03 Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS
More informationProduct Change Notification
Product Change Notification 112087-00 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY
More informationProduct Change Notification
Product Change Notification 112177-01 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY
More informationGlobal Call API for Host Media Processing on Linux
Global Call API for Host Media Processing on Linux Programming Guide September 2004 05-2346-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
More informationIntel(R) Threading Building Blocks
Getting Started Guide Intel Threading Building Blocks is a runtime-based parallel programming model for C++ code that uses threads. It consists of a template-based runtime library to help you harness the
More informationIntel(R) Threading Building Blocks
Getting Started Guide Intel Threading Building Blocks is a runtime-based parallel programming model for C++ code that uses threads. It consists of a template-based runtime library to help you harness the
More informationInstallation and Configuration Guide
Intel Dialogic System Release Version 5.1.1 Feature Pack 1 on PCI and CompactPCI for Microsoft* Windows NT/2000/XP on Intel Architecture Installation and Configuration Guide Copyright 2003 Intel Corporation
More informationProduct Change Notification
Product Change Notification 111962-00 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY
More informationUsing the Intel VTune Amplifier 2013 on Embedded Platforms
Using the Intel VTune Amplifier 2013 on Embedded Platforms Introduction This guide explains the usage of the Intel VTune Amplifier for performance and power analysis on embedded devices. Overview VTune
More informationIntel 848P Chipset. Specification Update. Intel 82848P Memory Controller Hub (MCH) August 2003
Intel 848P Chipset Specification Update Intel 82848P Memory Controller Hub (MCH) August 2003 Notice: The Intel 82848P MCH may contain design defects or errors known as errata which may cause the product
More informationIntel Desktop Board DP55SB
Intel Desktop Board DP55SB Specification Update July 2010 Order Number: E81107-003US The Intel Desktop Board DP55SB may contain design defects or errors known as errata, which may cause the product to
More informationIntel Desktop Board DZ68DB
Intel Desktop Board DZ68DB Specification Update April 2011 Part Number: G31558-001 The Intel Desktop Board DZ68DB may contain design defects or errors known as errata, which may cause the product to deviate
More informationIntel Desktop Board DG31PR
Intel Desktop Board DG31PR Specification Update May 2008 Order Number E30564-003US The Intel Desktop Board DG31PR may contain design defects or errors known as errata, which may cause the product to deviate
More informationUpgrading Intel Server Board Set SE8500HW4 to Support Intel Xeon Processors 7000 Sequence
Upgrading Intel Server Board Set SE8500HW4 to Support Intel Xeon Processors 7000 Sequence January 2006 Enterprise Platforms and Services Division - Marketing Revision History Upgrading Intel Server Board
More informationIntel Cache Acceleration Software for Windows* Workstation
Intel Cache Acceleration Software for Windows* Workstation Release 3.1 Release Notes July 8, 2016 Revision 1.3 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationInstallation Guide and Release Notes
Intel C++ Studio XE 2013 for Windows* Installation Guide and Release Notes Document number: 323805-003US 26 June 2013 Table of Contents 1 Introduction... 1 1.1 What s New... 2 1.1.1 Changes since Intel
More informationIntel Desktop Board DG41CN
Intel Desktop Board DG41CN Specification Update December 2010 Order Number: E89822-003US The Intel Desktop Board DG41CN may contain design defects or errors known as errata, which may cause the product
More informationGlobal Call SS7. Technology Guide. November
Global Call SS7 Technology Guide November 2003 05-2274-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL
More informationProduct Change Notification
Product Change Notification Change Notification #: 115190-03 Change Title: Intel Omni-Path Director Class Switch 100 Series 24 Slot Base 1MM 100SWD24B1N Date of Publication: March 1, 2017 Intel Omni-Path
More informationIntel Desktop Board D945GCLF2
Intel Desktop Board D945GCLF2 Specification Update July 2010 Order Number: E54886-006US The Intel Desktop Board D945GCLF2 may contain design defects or errors known as errata, which may cause the product
More informationOA&M API for Linux Operating Systems
OA&M API for Linux Operating Systems Library Reference August 2005 05-1841-004 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
More informationIntel Desktop Board D845HV Specification Update
Intel Desktop Board D845HV Specification Update Release Date: February 2002 Order Number: A73418-006 The Intel Desktop Board D845HV may contain design defects or errors known as errata which may cause
More informationInnovating and Integrating for Communications and Storage
Innovating and Integrating for Communications and Storage Stephen Price Director of Marketing Performance Platform Division Embedded and Communications Group September 2009 WHAT IS THE NEWS? New details
More informationProduct Change Notification
Product Change Notification Change Notification #: 114473-00 Change Title: Intel LLVT7028A103, LLVT7028A102, MHVT7037B001, FMVT7014E302, and LQVT7040B003 Processors PCN 114473-00, Manufacturing Site, Product
More informationProduct Change Notification
Product Change Notification 111213-02 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property
More informationGAP Guided Auto Parallelism A Tool Providing Vectorization Guidance
GAP Guided Auto Parallelism A Tool Providing Vectorization Guidance 7/27/12 1 GAP Guided Automatic Parallelism Key design ideas: Use compiler to help detect what is blocking optimizations in particular
More informationContinuous Speech Processing API for Linux and Windows Operating Systems
Continuous Speech Processing API for Linux and Windows Operating Systems Demo Guide June 2005 05-1701-005 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationIntel Desktop Board DH61CR
Intel Desktop Board DH61CR Specification Update December 2011 Order Number: G27744-003 The Intel Desktop Board DH61CR may contain design defects or errors known as errata, which may cause the product to
More informationIntel Desktop Board DG41RQ
Intel Desktop Board DG41RQ Specification Update July 2010 Order Number: E61979-004US The Intel Desktop Board DG41RQ may contain design defects or errors known as errata, which may cause the product to
More informationProduct Change Notification
Product Change Notification Change Notification #: 115990-00 Change Title: Select SKUs for Intel Optane SSD 900P Series PCN 115990-00, Label, Label Updates Date of Publication: December 12, 2017 Key Characteristics
More informationIntel X48 Express Chipset Memory Controller Hub (MCH)
Intel X48 Express Chipset Memory Controller Hub (MCH) Specification Update March 2008 Document Number: 319123-001 Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH
More informationIntel IXP400 Digital Signal Processing (DSP) Software: Priority Setting for 10 ms Real Time Task
Intel IXP400 Digital Signal Processing (DSP) Software: Priority Setting for 10 ms Real Time Task Application Note November 2005 Document Number: 310033, Revision: 001 November 2005 Legal Notice INFORMATION
More informationSample for OpenCL* and DirectX* Video Acceleration Surface Sharing
Sample for OpenCL* and DirectX* Video Acceleration Surface Sharing User s Guide Intel SDK for OpenCL* Applications Sample Documentation Copyright 2010 2013 Intel Corporation All Rights Reserved Document
More informationIntel Desktop Board DH61SA
Intel Desktop Board DH61SA Specification Update December 2011 Part Number: G52483-001 The Intel Desktop Board DH61SA may contain design defects or errors known as errata, which may cause the product to
More informationIntel Serial to Parallel PCI Bridge Evaluation Board
Intel 41210 Serial to Parallel PCI Bridge Evaluation Board User s Guide October 2004 Order Number: 278947-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationIntel Desktop Board D102GGC2 Specification Update
Intel Desktop Board D102GGC2 Specification Update Release Date: November 2006 Order Number: D59474-003US The Intel Desktop Board D102GGC2 may contain design defects or errors known as errata, which may
More informationIntel Desktop Board D946GZAB
Intel Desktop Board D946GZAB Specification Update Release Date: November 2007 Order Number: D65909-002US The Intel Desktop Board D946GZAB may contain design defects or errors known as errata, which may
More informationProduct Change Notification
Product Change Notification 110046-00 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property
More informationProduct Change Notification
Product Change Notification Change Notification #: 115962-00 Change Title: For Select Intel SSD DC S3520 Series SKUs, PCN 115962-00, Label, Label Updates Date of Publication: November 29, 2017 Key Characteristics
More informationIntel Desktop Board D975XBX2
Intel Desktop Board D975XBX2 Specification Update July 2008 Order Number: D74278-003US The Intel Desktop Board D975XBX2 may contain design defects or errors known as errata, which may cause the product
More informationProduct Change Notification
Product Change Notification Change Notification #: 114927-00 Change Title: Intel True Scale Fabric products, PCN 114927-00, Product Discontinuance, End Of Life Date of Publication: September 30, 2016 Key
More informationNon-Volatile Memory Cache Enhancements: Turbo-Charging Client Platform Performance
Non-Volatile Memory Cache Enhancements: Turbo-Charging Client Platform Performance By Robert E Larsen NVM Cache Product Line Manager Intel Corporation August 2008 1 Legal Disclaimer INFORMATION IN THIS
More informationHost Media Processing Conferencing
Host Media Processing Conferencing Demo Guide March 2004 05-2290-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,
More informationVTune(TM) Performance Analyzer for Linux
VTune(TM) Performance Analyzer for Linux Getting Started Guide The VTune Performance Analyzer provides information on the performance of your code. The VTune analyzer shows you the performance issues,
More informationProduct Change Notification
Product Change Notification 110988-01 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property
More information