The WINLAB Cognitive Radio Platform
|
|
|
- Brice Shelton
- 5 years ago
- Views:
Transcription
1 The WINLAB Cognitive Radio Platform IAB Meeting, Fall 2007 Rutgers, The State University of New Jersey Ivan Seskar
2 Software Defined Radio/ Cognitive Radio Terminology Software Defined Radio (SDR) is any radio that uses software to perform modulation and demodulation. SDR Models Programming Single mode configurable N-mode configurable Software defined radio Behavioral Network controlled Network supported Terminal controlled Load aware Environment aware Cognitive Cognitive Radio is an SDR that is frequency-agile, fully reconfigurable, able to sense its spectrum surroundings, knows policies, rules, and regulations and flexible enough to reconfigure itself to different air interfaces and/or protocols Radio Technologies Analog Digital (ASIC, FPGA, DSP, RISC, CISC)
3 Classification According to SDR Forum Tier 0 Type Hardware Radio (HW) Reconfigurability level A digital hardware radio that cannot be altered; reconfiguration through component exchange I II III Software Controlled Radio (SCR) Software Defined Radio (SDR) Ideal Software Radio (ISR) Reconfigurations through control functions in software; limited to pre-defined set of configurations Software control and reconfigurability of a variety of modulation techniques (waveforms), bandwidth, signal detection, security etc.; frequency constrained Analogue conversion takes place at antenna, speaker and microphone, everything else is done in software IV Ultimate Software Radio (USR) Understands all traffic and control information and supports (most) applications and radio air interfaces
4 Cognitive Radio and Spectrum Projects Several related research projects on theory, algorithms and protocols: Spectrum coordination algorithms (spectrum server, sub-leasing, etc.) Economic incentives for spectrum collaboration Spectrum sensing and measurement Spectrum etiquette protocols Cognitive radio networks and protocol implementation (CogNet) Network-centric cognitive radio hardware platform (WiNC2R)
5 Low Cost Programmable Radio (LCPR) Cost effective solution tailored for ISM/UNII bands No on-board memory Modest FPGA resources (Spartan XC3S400) 8-bit CPU USB host transfer Used as noise generator/spectrum sensor in Orbit
6 Orbit SDR Platform: USRP with Pentium based SDR 2 independent RF sections MHz GHz IF MHz (50 MHz transmit) 128 MS/s DAC 64 MS/s ADC Performance limited by the USB bus (8 MHz) Channelizer code in Altera Cyclone FPGA Open-source GNU Radio Software Signal processing code on host computer in C++ (including FSK, PSK, AM, ASK, NBFM. WBFM, ) GNU Radio
7 WiNC2R features Programmable processing of phy and higher layers at speed target rate 500 Mbps Programming and control features that address the needs of the CR environment by deploying the processing engines to satisfy functionality and performance. Programming at two levels: System level: combining the operations of built in functional modules within the protocol, performance and time frame constraints. Define new functions at programmable CPU-s that plug into the processing flow as any other functional unit from the program flow control and performance perspective. Set of programming mechanisms for application design and combining the applications in a system: Controlled sharing of the resources among the applications Preserves the guaranties for individual applications 7
8 Cognitive Radio Implementation Tradeoff between flexibility, performance & power flexibility speed, power, cost 1 10 Silicon area efficiency Microprocessor DSP FPGA ASIC Moore s Law improvements in CMOS VLSI Implement some functions in SW Ultimate platform: Ultimate Software Radio?? A/D μp Reality 2007: some combination of HW, SW and reconfigurable logic
9 Platform Goals Design & build cognitive radio platform that is High performance HW & SW Programmable Physical, baseband & network layer adaptable Support wide range of spectrum sharing scenarios Leverage today s high performance off-the-shelf components to build experimental platform with maximum utility & flexibility Demonstrate architectures and components that will enable low cost, low power, flexible integrated circuit implementations in near future.
10 WiNC2R Baseband board Features: Based on COTS parts (developers kits) Range of boards with multiple FPGAs Range of debugging interfaces/tools RTOS support
11 WiNC2Ra: Baseband Board Xilinx Virtex-4 SX35 FPGA 10/100 Ethernet PHY 32M x 16 DDR memory 2M x 16 flash memory 800 Mbps LVDS interface 1 Mb/s serial interface + 2 x 14-bit, 125 MS/s ADC 2 x 16-bit, 500 MSPS, 2x 8x interpolating DAC + ISM/UNII RF (2.4/5 GHz)
12 WiNC2Rb: Baseband Board Xilinx Virtex-5 LX50 FPGA 10/100/1000 Ethernet PHY 16 MB Flash 64 MB DDR2 SDRAM Cypress USB 2.0 controller 10-bit LVDS receive and transmit interfaces + 12-bit 500 MS/s ADC 2 x 16-bit 1 GS/s DAC + ISM/UNII RF (2.4/5 GHz)
13 WARP Platform Xilinx Virtex-II Pro (Xilinx XC2VP70 ) FPGA 10/100 Ethernet 4 Daughtercard Slots RS-232 UART 16-bit Digital I/O Radio dauthercard 2 x 160MS/s 16-bit DAC 2 x 65MS/s 14-bit dual-adc dual-band ISM/UNII RF ( MHz, MHz) - MIMO capable 20 or 40MHz badeband bandwidth
14 CogNet Platform: URSP2 100 MS/s 14-bit dual (IQ) ADCs (~80 MHz instantaneous RF bandwidth) 400 MS/s 16-bit dual (IQ) DACs Gigabit Ethernet interface 3-6x improvement over USB Allows for 25 MHz of RF BW each way Bigger FPGA w/multipliers (Spartan 3) 1 MB high-speed on-board SRAM High speed serial expansion interface Uses same daughterboards as USRP1 (Only 1 TX and 1 RX) Optionally Power over Ethernet (PoE) Ships Feb 08
15 WiNC2Rc: RF Board
16 WiNC2Rc: Baseband Board Two 400 MSPS, 14-bit A/D channels Two 500 MSPS, 16- bit DAC channels Xilinx Virtex5, SX95T FPGA 1GB DDR2 DRAM 4MB QDR-II SRAM 8-lane PCI Express Host Interface Host processor used for cognitive engine Optional interfacing with NetFPGA Ships Dec 07
17 WiNC2R Architecture Organization 17
18 WiNC2R Processing Flow RF & A/D ECC 3 4 DP DP FFT 6 DP DP Viterbi 5 RS DP DP CTC DP DP 2 MacDMA 1 System Scheduler CP Processing sequence OFDM transmitter: 1. Data link layer processing completed 2. Wireless MAC function (MacDMA HW accelerators +DP) 3. Error Correction Encode 4. Interleaver 5. Symbol Mapping 6. FFT
19 Resource Utilization 64 FFT OFDM 2 antenna, 64 FFT OFDM MIMO 40,000 WINC2Rc Resources (slices) 35,000 30,000 25,000 20,000 15,000 10,000 WINC2Ra WINC2Rb USRP2 WARP 5,000 USRP 0 LCPR $0 $2,000 $4,000 $6,000 $8,000 Cost
Cognitive Radio Platform Research at WINLAB
Cognitive Radio Platform Research at WINLAB December 2, 2010 Zoran Miljanic and Ivan Seskar WINLAB Rutgers University www.winlab.rutgers.edu 1 WiNC2R objectives Programmable processing of phy and higher
SOFTWARE DEFINED RADIO
SOFTWARE DEFINED RADIO USR SDR WORKSHOP, SEPTEMBER 2017 PROF. MARCELO SEGURA SESSION 1: SDR PLATFORMS 1 PARAMETER TO BE CONSIDER 2 Bandwidth: bigger band better analysis possibilities. Spurious free BW:
Cognitive radio technology and GENI project
Cognitive radio technology and GENI project Ivan Seskar Rutgers, The State University of New Jersey www.winlab.rutgers.edu Contact: seskar (at) winlab (dot) rutgers (dot) edu ORBIT Cognitive Capable Platforms
The Benefits of FPGA-Enabled Instruments in RF and Communications Test. Johan Olsson National Instruments Sweden AB
The Benefits of FPGA-Enabled Instruments in RF and Communications Test Johan Olsson National Instruments Sweden AB 1 Agenda Introduction to FPGAs in test New FPGA-enabled test applications FPGA for test
Ettus Research Update
Ettus Research Update Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 Recent New Products 3 Third Generation Introduction Who am I? Core GNU Radio contributor since 2001 Designed
Adapter Modules for FlexRIO
Adapter Modules for FlexRIO Ravichandran Raghavan Technical Marketing Engineer National Instruments FlexRIO LabVIEW FPGA-Enabled Instrumentation 2 NI FlexRIO System Architecture PXI/PXIe NI FlexRIO Adapter
High Performance Embedded Applications. Raja Pillai Applications Engineering Specialist
High Performance Embedded Applications Raja Pillai Applications Engineering Specialist Agenda What is High Performance Embedded? NI s History in HPE FlexRIO Overview System architecture Adapter modules
Performance Overhead with High Level Waveform Development
Performance Overhead with High Level Waveform Development Stefan Nagel, Michael Schwall, Friedrich K. Jondral 2010 European Reconfigurable Radio Technologies Workshop June 23-25, 2010 Mainz, Germany Communications
GENI WiMAX Meso-Scale Deployments and CR-GENI
GENI WiMAX Meso-Scale Deployments and CR-GENI Rutgers, The State University of New Jersey www.winlab.rutgers.edu Contact: Ivan Seskar, Associate Director seskar at winlab. rutgers. edu GENI WIMAX KIT AND
Building A Cognitive Radio Network Testbed
Building A Cognitive Radio Network Testbed Zhe Chen, Nan Guo, and Robert C. Qiu Department of Electrical and Computer Engineering Center for Manufacturing Research Tennessee Technological University Cookeville,
Nutaq. PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET I MONTREAL I NEW YORK I. nutaq. .com QUEBEC
Nutaq PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET QUEBEC I MONTREAL I NEW YORK I nutaq.com Nutaq PicoSDR Includes Nutaq OFDM Reference Design Up to 4 independent TRX, synchronized
Nutaq. PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET I MONTREAL I NEW YORK I. nutaq. .com QUEBEC
Nutaq PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET QUEBEC I MONTREAL I NEW YORK I nutaq.com Nutaq PicoSDR Includes Nutaq OFDM Reference Design Up to 4 independent TRX, synchronized
COSMOS Architecture and Key Technologies. June 1 st, 2018 COSMOS Team
COSMOS Architecture and Key Technologies June 1 st, 2018 COSMOS Team COSMOS: System Architecture (2) System design based on three levels of SDR radio node (S,M,L) with M,L connected via fiber to optical
Simplifying FPGA Design for SDR with a Network on Chip Architecture
Simplifying FPGA Design for SDR with a Network on Chip Architecture Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 RF NoC 3 Status and Conclusions USRP FPGA Capability Gen
Ettus Research: Future Directions
Ettus Research: Future Directions Manuel Uhm Director of Marketing, Ettus Research Chair of the BoD, Wireless Innovation Forum manuel.uhm@ettus.com 408-610-6368 What s in a Title? RFNoC/Vivado HLS Challenge
Field Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
Simulation, prototyping and verification of standards-based wireless communications
Simulation, prototyping and verification of standards-based wireless communications Colin McGuire, Neil MacEwen 2015 The MathWorks, Inc. 1 Real Time LTE Cell Scanner with MATLAB and Simulink 2 Real time
Third Genera+on USRP Devices and the RF Network- On- Chip. Leif Johansson Market Development RF, Comm and SDR
Third Genera+on USRP Devices and the RF Network- On- Chip Leif Johansson Market Development RF, Comm and SDR About Ettus Research Leader in soeware defined radio and signals intelligence Maker of USRP
Reconfigurable VLSI Communication Processor Architectures
Reconfigurable VLSI Communication Processor Architectures Joseph R. Cavallaro Center for Multimedia Communication www.cmc.rice.edu Department of Electrical and Computer Engineering Rice University, Houston
SBC-COMe FEATURES DESCRIPTION APPLICATIONS SOFTWARE. EnTegra Ltd Tel: 44(0) Web:
A Windows /Linux Embedded Single Board Computer with XMC IO Site FEATURES Combines an industry standard COM CPU module with an XMC IO module in a compact, stand alone design Scalable CPU performance from
New Software-Designed Instruments
1 New Software-Designed Instruments Nicholas Haripersad Field Applications Engineer National Instruments South Africa Agenda What Is a Software-Designed Instrument? Why Software-Designed Instrumentation?
GENI and ORBIT Experimental Infrastructure Projects
GENI and ORBIT Experimental Infrastructure Projects Ivan Seskar Rutgers, The State University of New Jersey www.winlab.rutgers.edu Contact: seskar (at) winlab (dot) rutgers (dot) edu GENI Projects Cluster
How to validate your FPGA design using realworld
How to validate your FPGA design using realworld stimuli Daniel Clapham National Instruments ni.com Agenda Typical FPGA Design NIs approach to FPGA Brief intro into platform based approach RIO architecture
Classification of Semiconductor LSI
Classification of Semiconductor LSI 1. Logic LSI: ASIC: Application Specific LSI (you have to develop. HIGH COST!) For only mass production. ASSP: Application Specific Standard Product (you can buy. Low
Hardware Accelerated SDR Platform for Adaptive Air Interfaces Tarik Kazaz, Christophe Van Praet, Merima Kulin, Pieter Willemen, Ingrid Moerman
Hardware Accelerated SDR Platform for Adaptive Air Interfaces Tarik Kazaz, Christophe Van Praet, Merima Kulin, Pieter Willemen, Ingrid Moerman 27/01/2016 1 Overview Common SDR approach Propposed approach
Increase Your Test Capabilities with Reconfigurable FPGA Technology
Increase Your Test Capabilities with Reconfigurable FPGA Technology CTEA Electronics Symposium Ryan Verret Senior Product Manager FPGA Technology for Test National Instruments Graphical System Design A
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
Aerospace & Defense Application Areas and Case Studies
Aerospace & Defense Application Areas and Case Studies AVICHAL KULSHRESTHA Technical Marketing Engineer National Instruments Graphical System Design A platform-based approach for measurement and control
Experience with the NetFPGA Program
Experience with the NetFPGA Program John W. Lockwood Algo-Logic Systems Algo-Logic.com With input from the Stanford University NetFPGA Group & Xilinx XUP Program Sunday, February 21, 2010 FPGA-2010 Pre-Conference
Gate Estimate. Practical (60% util)* (1000's) Max (100% util)* (1000's)
The Product Brief October 07 Ver. 1.3 Group DN9000K10PCIe-4GL XilinxVirtex-5 Based ASIC Prototyping Engine, 4-lane PCI Express (Genesys Logic PHYs) Features PCI Express (4-lane) logic prototyping system
Wireless Radio Platforms
www.openairinterface.org Wireless Radio Platforms Mobile Communications Department Eurecom (Collaboration with SoC Laboratory, Telecom ParisTech Sophia) Facts OpenAirInterface Platform: Integrated RF/BB
A Low-Cost Embedded SDR Solution for Prototyping and Experimentation
A Low-Cost Embedded SDR Solution for Prototyping and Experimentation United States Naval Academy Dr. Christopher R. Anderson Ensign George Schaertl OpenSDR Mr. Philip Balister Presentation Overview Background
VXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
Connect Tech Inc. Александр Баковкин Инженер отдела сервисов SWD Software
Connect Tech Inc Александр Баковкин Инженер отдела сервисов SWD Software Hardware Building Blocks for your QNX Applications Celebrating 25 Years, 1985-2010 Located near Toronto, Canada CTI started as a
Nutaq Perseus 601X Virtex-6 AMC with FMC site PRODUCT SHEET
Nutaq Perseus 601X Virtex-6 AMC with FMC site PRODUCT SHEET RoHS QUEBEC I MONTREAL I NEW YORK I nutaq.com Nutaq Perseus 601X Mid-size AMC for μtca and AdvancedTCA platforms Choice of powerful LXT and SXT
M100 GigE Series. Multi-Camera Vision Controller. Easy cabling with PoE. Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports
M100 GigE Series Easy cabling with PoE Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports Maximized acquisition performance through 6 GigE independent channels Common features
ML505 ML506 ML501. Description. Description. Description. Features. Features. Features
ML501 Purpose: General purpose FPGA development board. Board Part Number: HW-V5-ML501-UNI-G Device Supported: XC5VLX50FFG676 Price: $995 The ML501 is a feature-rich and low-cost evaluation/development
FlexRIO. FPGAs Bringing Custom Functionality to Instruments. Ravichandran Raghavan Technical Marketing Engineer. ni.com
FlexRIO FPGAs Bringing Custom Functionality to Instruments Ravichandran Raghavan Technical Marketing Engineer Electrical Test Today Acquire, Transfer, Post-Process Paradigm Fixed- Functionality Triggers
Versal: AI Engine & Programming Environment
Engineering Director, Xilinx Silicon Architecture Group Versal: Engine & Programming Environment Presented By Ambrose Finnerty Xilinx DSP Technical Marketing Manager October 16, 2018 MEMORY MEMORY MEMORY
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
Xilinx 7 Series FPGA Power Benchmark Design Summary
Xilinx 7 Series FPGA Power Benchmark Design Summary June 1 Copyright 1 1 Xilinx Xilinx Application-centric Benchmarking Process 1G Packet Processor OTN Muxponder ASIC Emulation Wireless Radio & Satellite
PERFORMANCE ANALYSIS OF THE WINC2R PLATFORM
PERFORMANCE ANALYSIS OF THE WINC2R PLATFORM BY SUMIT SATARKAR A thesis submitted to the Graduate School New Brunswick Rutgers, The State University of New Jersey in partial fulfillment of the requirements
New! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
PicoZed SDR Development Kit Getting Started Guide Version 1.4
PicoZed SDR Development Kit Getting Started Guide Version 1.4 Page 1 Copyright 2017 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property
Service Discovery and Device Identification in Cognitive Radio Networks
B WiFi A T Bluetooth F WiFi Bluetooth C W E Cognitive Radio D Service Discovery and Device Identification in Cognitive Radio Networks 21 May 27 WINLAB Research Review Overview Cognitive Radio Introduction
CM5000 DATASHEET v0.1
CM5000 DATASHEET - 2 - http://www.advanticsys.com/cm5000.html v0.1 Table of Contents 1. INTRODUCTION... 5 2. HARDWARE CHARACTERISTICS... 6 2.1 CM5000 DIAGRAMS... 6 2.2 MICROCONTROLLER DESCRIPTION - TI
Virtex 6 FPGA Broadcast Connectivity Kit FAQ
Getting Started Virtex 6 FPGA Broadcast Connectivity Kit FAQ Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your Virtex 6 FPGA Broadcast Connectivity kit online or contact
M100 GigE Series. Multi-Camera Vision Controller. Easy cabling with PoE. Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports
M100 GigE Series Easy cabling with PoE Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports Maximized acquisition performance through 6 GigE independent channels Common features
A Survey on Inner FPGA Communication Path of USRP
A Survey on Inner FPGA Communication Path of USRP Vandana D. Parmar 1, Bhavika A. Vithalpara 2, Sudhir Agrawal 3, Pratik Kadecha 4 1 PG Trainee student, SAC, ISRO (Atmiya Institue of Techonoly and Science,
XMC-SDR-A. XMC Zynq MPSoC + Dual ADRV9009 module. Preliminary Information Subject To Change. Overview. Key Features. Typical Applications
Preliminary Information Subject To Change XMC-SDR-A XMC Zynq MPSoC + Dual ADRV9009 module Overview PanaTeQ s XMC-SDR-A is a XMC module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx
System-on Solution from Altera and Xilinx
System-on on-a-programmable-chip Solution from Altera and Xilinx Xun Yang VLSI CAD Lab, Computer Science Department, UCLA FPGAs with Embedded Microprocessors Combination of embedded processors and programmable
SMT9091 SMT148-FX-SMT351T/SMT391
Unit / Module Description: Unit / Module Number: Document Issue Number: Issue Date: Original Author: This Document provides an overview of the developed system key features. SMT148-FX-SMT351T/SMT391 E.Puillet
The Software Communications Architecture (SCA) and FPGAs Meeting the challenges of integrating FPGA application components using the SCA
1 The Software Communications Architecture (SCA) and FPGAs Meeting the challenges of integrating FPGA application components using the SCA May 26 th 2011 Andrew Foster, Spectra Product Manager Copyright
XMC-RFSOC-A. XMC Module Xilinx Zynq UltraScale+ RFSOC. Overview. Key Features. Typical Applications. Advanced Information Subject To Change
Advanced Information Subject To Change XMC-RFSOC-A XMC Module Xilinx Zynq UltraScale+ RFSOC Overview PanaTeQ s XMC-RFSOC-A is a XMC module based on the Zynq UltraScale+ RFSoC device from Xilinx. The Zynq
Abstract. 2. Literature Review. Keywords. 1. Introduction. Neeta S. Matti 1, Saroja V. Siddamal 2
To Develop Prototype Model of FPGA and RF UP Converter Neeta S. Matti 1, Saroja V. Siddamal 2 Abstract Radio jamming is the transmission of radio signals that disrupt communications by decreasing the signal
FPGA-Technologie im industriellen Umfeld
FPGA-Technologie im industriellen Umfeld HSR Vortragsreihe Elektrotechnik, 11. Mai 2010 André Schlegel, Enclustra GmbH Marc Oberholzer, Enclustra GmbH Content Enclustra GmbH Company Profile FPGA Basics
An Experimental Study of Network Performance Impact of Increased Latency in SDR
An Experimental Study of Network Performance Impact of Increased Latency in SDR Thomas Schmid Oussama Sekkat Mani B. Srivastava - Wintech workshop was started with the Keynote from Eric Blossom on GNU
Success Oriented Ground and Space Software Defined Architectures
Success Oriented Ground and Space Software Defined Architectures 30 March 2004 Jerry Brand, Vince Kovarik and James Faist Melbourne, Florida Presented at the GSAW 2004 Manhattan Beach, CA GSAW 2004 (Slide
SOFTWARE DEFINED RADIO TEST BED FOR INTEGRATED COMMUNICATIONS AND NAVIGATION APPLICATIONS
SOFTWARE DEFINED RADIO TEST BED FOR INTEGRATED COMMUNICATIONS AND NAVIGATION APPLICATIONS Frank Carpenter (frankc@navsys.com), Srikathyayani Srikanteswara (srikathyayanis@navsys.com), Alison Brown (abrown@navsys.com)
ECE 598HH: Special Topics in Wireless Networks and Mobile Systems. Lecture 17: Software Defined Radio Tutorial Haitham Hassanieh
ECE 598HH: Special Topics in Wireless Networks and Mobile Systems Lecture 17: Software Defined Radio Tutorial Haitham Hassanieh Software Defined Radios Idea: Flexibility, Portability, Multifunction Programmable
Resource Efficiency of Scalable Processor Architectures for SDR-based Applications
Resource Efficiency of Scalable Processor Architectures for SDR-based Applications Thorsten Jungeblut 1, Johannes Ax 2, Gregor Sievers 2, Boris Hübener 2, Mario Porrmann 2, Ulrich Rückert 1 1 Cognitive
Advanced course on Embedded Systems design using FPGA
Advanced course on Embedded Systems design using FPGA Subramaniam Ganesan, Phares A. Noel, Ashok Prajapati Oakland University, ganesan@oakland.edu, panoel@oakland.edu, akprajap@oakland.edu Abstract-As
L2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA
L2: FPGA HARDWARE 18-545: ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA 18-545: FALL 2014 2 Admin stuff Project Proposals happen on Monday Be prepared to give an in-class presentation Lab 1 is
High Performance Reconfigurable Software Defined Radio Platform IMECAS
High Performance Reconfigurable Software Defined Radio Platform IMECAS Contents 1. Introduction 2. SDR01 platform 3. SDR02 platform 4. SDR platform with OpenAirInterface (OAI) 5. Conclusion Contents 1.
IGLOO2 Evaluation Kit Webinar
Power Matters. IGLOO2 Evaluation Kit Webinar Jamie Freed jamie.freed@microsemi.com August 29, 2013 Overview M2GL010T- FG484 $99* LPDDR 10/100/1G Ethernet SERDES SMAs USB UART Available Demos Small Form
UCT Software-Defined Radio Research Group
UCT Software-Defined Radio Research Group UCT SDRRG Team UCT Faculty: Alan Langman Mike Inggs Simon Winberg PhD Students: Brandon Hamilton MSc Students: Bruce Raw Gordon Inggs Simon Scott Joseph Wamicha
Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm
Engineering Director, Xilinx Silicon Architecture Group Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm Presented By Kees Vissers Fellow February 25, FPGA 2019 Technology scaling
Implementation of a Dual-Mode SDR Smart Antenna Base Station Supporting WiBro and TDD HSDPA
Implementation of a Dual-Mode SDR Smart Antenna Base Station Supporting WiBro and TDD HSDPA Jongeun Kim, Sukhwan Mun, Taeyeol Oh,Yusuk Yun, Seungwon Choi 1 HY-SDR Research Center, Hanyang University, Seoul,
Rich Sevcik Executive Vice President, Xilinx APAC: RS _January 05
System on a Chip Technologies Rich Sevcik Executive Vice President, Xilinx A Top-Ranking Company Forbes Best Managed Semiconductor Company (2004) FORTUNE Best Companies to Work For (2001-2004) Highest
Considerations for SDR Implementations in Commercial Radio Networks
Considerations for SDR Implementations in Commercial Radio Networks Hans-Otto Scheck Nokia Networks P.O.Box 301 FIN-00045 Nokia Group hans-otto.scheck@nokia.com ETSI Software Defined Radio (SDR) / Cognitive
RAIN SDR Quick Start Manual RAIN SDR. Quick Start Manual
RAIN SDR Quick Start Manual The following table RAIN shows SDR the Quick revision Start history Manual Revision History The following table shows the revision history for this document.change bars indicate
Nutaq μdigitizer FPGA-based, multichannel, high-speed DAQ solutions PRODUCT SHEET
Nutaq μdigitizer FPGA-based, multichannel, high-speed DAQ solutions PRODUCT SHEET QUEBEC I MONTREAL I NEW YORK I nutaq.com Nutaq μdigitizer Supports a wide variety of high-speed I/O A/D and D/A converters
EyeCheck Smart Cameras
EyeCheck Smart Cameras 2 3 EyeCheck 9xx & 1xxx series Technical data Memory: DDR RAM 128 MB FLASH 128 MB Interfaces: Ethernet (LAN) RS422, RS232 (not EC900, EC910, EC1000, EC1010) EtherNet / IP PROFINET
Zynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
FlexRay 1 twnode Ethernet CAN1 CAN2 CAN3
Parts of twautomotive were developed in the context of the FHplus research project DECS (FFG grant 811414) and the project Automotive Gateways funded by the City of Vienna (MA27 grant 04-09). FlexRay 1
CRUSH: COGNITIVE RADIO UNIVERSAL SOFTWARE HARDWARE
CRUSH: COGNITIVE RADIO UNIVERSAL SOFTWARE HARDWARE George Eichinger MIT Lincoln Laboratory Lexington, Massachusetts george.eichinger@ll.mit.edu Kaushik Chowdhury, Miriam Leeser Department of Electrical
FPGA Technology and Industry Experience
FPGA Technology and Industry Experience Guest Lecture at HSLU, Horw (Lucerne) May 24 2012 Oliver Brndler, FPGA Design Center, Enclustra GmbH Silvio Ziegler, FPGA Design Center, Enclustra GmbH Content Enclustra
New! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
Embedded Tech Trends 2014 New EW architectures based on tight coupling of FPGA and CPU processing
Embedded Tech Trends 2014 New EW architectures based on tight coupling of and CPU processing 1 Sensors to Parallel Processing to Wide-Area Networks RF Sampling behind antenna LVDS capture Processing DMA
Cyclone III LS FPGAs Altera Corporation Public
Cyclone III LS FPGAs Introducing Cyclone III LS Devices Low power 200K LE for under 0.25 Watt TSMC 60-nm low-power (LP) process Quartus II software power-aware design flow Broadcast Industrial Military
Early Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
Intel Research mote. Ralph Kling Intel Corporation Research Santa Clara, CA
Intel Research mote Ralph Kling Intel Corporation Research Santa Clara, CA Overview Intel mote project goals Project status and direction Intel mote hardware Intel mote software Summary and outlook Intel
Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009
Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009 Getting Started Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your ML605 kit online at: http://www.xilinx.com/onlinestore/v6_boards.htm
PC/104 Test-Bed for Software GPS Receiver (SGR) and Software Defined Radio (SDR) Applications
PC/104 Test-Bed for Software GPS Receiver (SGR) and Software Defined Radio (SDR) Applications Frank Carpenter, NAVSYS Corporation 14960 Woodcarver Road Colorado Springs, CO 80921 (719) 481-4877 x137 (719)
UmTRX dual-channel embedded SDR
UmTRX.. - dual-channel embedded SDR UmTRX.. is a low-cost embeddable SDR transceiver designed for telecom grade stability and reliability. UmTRX.. features two full-duplex RF channels which can run on
TitanMIMO-X. 250 MHz OTA Real-Time BW Massive MIMO Testbed PRODUCT SHEET. nutaq.com MONTREAL QUEBEC
TitanMIMO-X 250 MHz OTA Real-Time BW Massive MIMO Testbed PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com TitanMIMO-X 5G, Millimeter Wave and Massive MIMO research without the shortage in real-time
wireless embedded boards
Multi-function AR9342 Embedded Board with on-board Wireless 560MHz CPU / 2x FE Port / 1 x Mini PCI-e / Designed for Dual Band Model: WPJ342 KEY FEATURES Qualcomm Atheros AR9342 MIPS 74Kc 560MHz CPU On-board
Signal Conversion in a Modular Open Standard Form Factor. CASPER Workshop August 2017 Saeed Karamooz, VadaTech
Signal Conversion in a Modular Open Standard Form Factor CASPER Workshop August 2017 Saeed Karamooz, VadaTech At VadaTech we are technology leaders First-to-market silicon Continuous innovation Open systems
Advanced RF and DSP Solutions
WE INNOVATE. WE DELIVER. WE INNOVATE. WE DELIVER. Advanced RF and DSP Solutions At Abaco Systems, data acquisition is just the beginning. abaco.com @AbacoSys Our Capabilities The ability to capture still
QuiXilica V5 Architecture
QuiXilica V5 Architecture: The High Performance Sensor I/O Processing Solution for the Latest Generation and Beyond Andrew Reddig President, CTO TEK Microsystems, Inc. Military sensor data processing applications
NEW FPGAs BOOST SOFTWARE DEFINED RADIO PERFORMANCE
NEW FPGAs BOOST SOFTWARE DEFINED RADIO PERFORMANCE Rodger H. Hosking (Pentek, Inc.: One Park Way, Upper Saddle River, New Jersey, 07458, USA, rodger@pentek.com) ABSTRACT With the advent of software defined
BittWare s XUPP3R is a 3/4-length PCIe x16 card based on the
FPGA PLATFORMS Board Platforms Custom Solutions Technology Partners Integrated Platforms XUPP3R Xilinx UltraScale+ 3/4-Length PCIe Board with Quad QSFP and 512 GBytes DDR4 Xilinx Virtex UltraScale+ VU7P/VU9P/VU11P
RiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
PXIe FPGA board SMT G Parker
Form : QCF51 Date : 6 July 2006 PXIe FPGA board SMT700 1.5 20 th November 2009 G Parker Sundance Multiprocessor Technology Ltd, Chiltern House, Waterside, Chesham, Bucks. HP5 1PS. This document is the
SABRE for Automotive Infotainment Quick Start Guide. Smart Application Blueprint for Rapid Engineering Based on the i.mx 6 Series
SABRE for Automotive Infotainment Quick Start Guide Smart Application Blueprint for Rapid Engineering Based on the i.mx 6 Series About SABRE Platform for Automotive Infotainment Based on the the i.mx 6
wireless embedded boards
QCA9563 Embedded Board with on-board Wireless 775MHz CPU / 2x GE Port / 1x Mini PCIe / Designed for 802.11ac Model: WPJ563 7A03 KEY FEATURES Qualcomm Atheros QCA9563 74Kc MIPS processor with 64KB I-Cache
XMC Products. High-Performance XMC FPGAs, XMC 10gB Ethernet, and XMC Carrier Cards. XMC FPGAs. FPGA Extension I/O Modules.
E M B E D D E D C O M P U T I N G & I / O S O L U T I O N S XMC Products XMC FPGAs FPGA Extension I/O Modules XMC 10gB Ethernet XMC Carrier Cards XMC Software Support High-Performance XMC FPGAs, XMC 10gB
Components of a MicroTCA System
Micro TCA Overview0 Platform, chassis, backplane, and shelf manager specification, being developed through PICMG Allows AMC modules to plug directly into a backplane Fills the performance/cost gap between
Designing and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1
Designing and Prototyping Digital Systems on SoC FPGA Hitu Sharma Application Engineer Vinod Thomas Sr. Training Engineer 2015 The MathWorks, Inc. 1 What is an SoC FPGA? A typical SoC consists of- A microcontroller,