KeyStone C66x Multicore SoC Overview. Dec, 2011

Size: px
Start display at page:

Download "KeyStone C66x Multicore SoC Overview. Dec, 2011"

Transcription

1 KeyStone C66x Multicore SoC Overview Dec, 011

2 Outline Multicore Challenge KeyStone Architecture Reminder About KeyStone Solution

3 Challenge Before KeyStone Multicore performance degradation Lack of efficient multicore communication Not easy to program the high speed IO Relatively high loading for EMAC driver Lack of efficient multicore debug tool Any other

4 Outline Multicore Challenge KeyStone Architecture Reminder About KeyStone Solution

5 KeyStone Device Features C66x 1 to 8 C66x Fixed/Floating-Point DSP Cores at up to 1.5 GHz Backward-compatible with C64x+ and C67x+ cores Fixed and Floating Point Operations RSA instruction set extensions Chip-rate processing (downlink & uplink) Reed-Muller decoding ( 1 and only) C Application-Specific Up to 1 MB Local L memory per core Up to 4 MB Multicore Shared Memory () Multicore Shared Memory Controller (C), DDR MHz (64-bit) Application-Specific x TCP3d: Turbo Decoder TCP3e: Turbo Encoder x FFT (FFT/IFFT and DFT/IDFT) Coprocessor 4x VCP for voice channel decoding L Cache 1 to 8 up to 1.5 GHz Interfaces High-speed Hyperlink bus 4x Serial RapidIO Rev.1 x 10/100/1000 ports w/ embedded switch x PCIe Generation II Six-lane Antenna Interface (AIF) for Wireless Applications o WC, WiMAX, LTE, GSM, TD-SC, TD-LTE o Up to Gbps Additional Serials: IC,, GPIO, PCIe Application- Specific I/O Embedded Trace Buffer (ETB) & System Trace Buffer (STB) 40 nm High-Performance Process

6 Comparing C64x+ and C66x TCI64x+ DSP C66x DSP Three 64x+ Cores 1GHz 1 to 8 New C66x up to 1.5Ghz Improved memory performance, Improved infrastructure: CP (CPPI) Improved cache performance memory 1 x VCP, 1 x TCP 4 x VCP, x TCP3d, TCP3e, x FFT/iFFT/DFT/iDFT, Crypto, DDR-667Mhz (3 bit) DDR3-1600Mhz (64 bit) x RapdiIO 3.15 Gbps, 4 RapidIO 5 Gbps, 6 AIF 3.07 Gbps, McBSP 6 AIF Gbps, PCIe, Embedded Trace Buffer (ETB) 65nm Process Embedded Trace Buffer (ETB), System Monitor 40nm Process

7 & C 1 to 8 up to 1.5 GHz PCIe L Memory (cache/ram) Application- Specific I/ O Application-Specific & 1 to 8 C66x DSP Cores operating at up to 1.5 GHz Fixed and Floating Point Operations Code compatible with other C64x+ and C67x+ devices Memory can be partitioned as cache or 3KB P per core 3KB D per core Error Detection for P Memory Protection Dedicated and Shared L Memory 51 KB to 1 MB Local L per core to 4 MB Multicore Shared Memory () Multicore Shared Memory Controller (C) Error detection and correction for all L memory available to all cores and can be either program or data

8 Memory Expansion PCIe C 1 to 8 up to 1.5 GHz L Application- Specific I/O Application-Specific & Memory Expansion Multicore Shared Memory Controller (C) Arbitrates and SoC master access to shared memory Provides a direct connection to the Provides access to coprocessors and IO peripherals Memory protection and address extension to 64 GB (36 bits) Provides multi-stream pre-fetching capability DDR3 External Memory Interface (EMIF) Support for 1x 16-bit, 1x 3-bit, and 1x 64-bit modes Supports up to 1600 MHz Supports power down of unused pins when using 16-bit or 3-bit width Support for 8 GB memory address Error detection and correction EMIF-16 (Media Applications Only) Three modes: Synchronized NAND flash NOR flash Can be used to connect asynchronous memory (e.g., NAND flash) up to 56 MB.

9 C Application-Specific & Memory Expansion PCIe 1 to 8 up to 1.5 GHz L Application- Specific I/O and Low-overhead processing and routing of packet traffic Simplified resource management Effective inter-processor communications Abstracts physical implementation from application host software Virtualization to enable dynamic load balancing and provide seamless access to resources on different cores 8K hardware queues and 16K descriptors More descriptors can reside in any shared memory 10 Gbps pre-fetching capability

10 PCIe C 1 to 8 up to 1.5 GHz L Application- Specific I/O Application-Specific & Memory Expansion (PA) Support for single or multiple IP addresses 1 Gbps wire-speed throughput at 1.5 Mpps UDP Checksum processing IPSec ESP and AH tunnels with fast path fully offloaded L support:, Ethertype, and VLAN L3/L4 Support: IPv4/IPv6 and UDP port-based raw or IPv4/6 and SCTP port-based routing Multicast to multiple queues QoS capability: Per channel/flow to individual queue towards DSP cores and support for TX traffic shaping per device (SA) Support for IPSec, SRTP, 3GPP and WiMAX Air Interface, and SSL/TLS security Support for simultaneous wire-speed security processing on 1 Gbps transmit and receive traffic. Encryption Modes: ECB, CBC, CTR, F8, A5/3, CCM, GCM, HMAC, CMAC, and GMAC Encryption Algorithms: AES, DES, 3DES, Kasumi, SNOW 3g, SHA-1, SHA-, and MD5

11 External Interfaces PCIe C 1 to 8 up to 1.5 GHz L Application- Specific I/O Application-Specific & Memory Expansion External Interfaces allows two 10/100/1000 interfaces Four high-bandwidth Serial RapidIO (SRIO) lanes for inter- DSP applications for boot operations for development/testing Two PCIe at 5 Gbps I C for EPROM at 400 Kbps Application-specific Interfaces: Antenna Interface (AIF) for wireless applications Telecommunications Serial Port (TSIP) for media applications

12 Fabric C 1 to 8 up to 1.5 GHz PCIe L Cache Application- Specific I/O Application-Specific & Memory Expansion External Interfaces Fabric is a process controller Channel Controller Transfer Controller provides a configured way within hardware to manage traffic queues and ensure priority jobs are getting accomplished while minimizing the involvement of the DSP cores. facilitates high-bandwidth communications between cores, subsystems, peripherals, and memory.

13 Diagnostic Enhancements PCIe C 1 to 8 up to 1.5 GHz L Cache Application- Specific I/O Application-Specific & Memory Expansion External Interfaces Fabric Diagnostic Enhancements Embedded Trace Buffers (ETB) enhance the diagnostic capabilities of the. CP Monitor enables diagnostic capabilities on data traffic through the switch fabric. Automatic statistics collection and exporting (non-intrusive) Monitor individual events for better debugging Monitor transactions to both memory end point and MMRs (memory mapped Regi) Configurable monitor filtering capability based on address and transaction type

14 Bus PCIe C 1 to 8 up to 1.5 GHz L Cache Application- Specific I/O Application-Specific & Memory Expansion External Interfaces Fabric Diagnostic Enhancements Bus Provides the capability to expand the C66x to include hardware acceleration or other auxiliary processors Four lanes with up to 1.5 Gbps per lane

15 Miscellaneous Elements PCIe C 1 to 8 up to 1.5 GHz L Cache Application- Specific I/O Application-Specific & Memory Expansion External Interfaces Fabric Diagnostic Enhancements Bus Miscellaneous provides atomic access to shared chip-level resources. Eight 64-bit timers Three on-chip s: PL for s for DDR3 3 for Acceleration Three

16 Device-Specific: Wireless Applications PCIe MB C 3KB GHz / 1. GHz 3KB 104KB L Cache AIF x6 RSA KeyStone Device Architecture for Wireless Applications RSA VCP TCP3d TCP3e FFTC BCP x4 & Memory Expansion External Interfaces Fabric Diagnostic Enhancements Bus Miscellaneous Application-Specific Device-Specific (Wireless Apps) Wireless-specific FFTC TCP3 Decoder/Encoder VCP BCP Wireless-specific Interfaces: AIF x6 Characteristics Package Size: 44 Process Node: 40nm Pin Count: 841 Core Voltage: V x Rake Search (RSA)

17 Device-Specific: Media Applications EMIF 16 GPIO PCIe 1 to 8 up to 1.5 GHz 4MB C 3KB TSIP 3KB 51KB L Cache KeyStone Device Architecture for Media Applications & Memory Expansion External Interfaces Fabric Diagnostic Enhancements Bus Miscellaneous Application-Specific Device-Specific (Media Apps) Media-specific Interfaces TSIP EMIF 16 (EMIF-A) Characteristics Package Size: 44 Process Node: 40nm Pin Count: 841 Core Voltage: V

18 Outline Multicore Challenge KeyStone Architecture Reminder About KeyStone Solution

19 Reminder About KeyStone Solution 1 st Gen Multicore Challenge Keystone Solution Multicore performance degradation Lack of efficient multicore communication Not easy to program packet based high speed IO Relatively high loading for EMAC driver Lack of device level debug capabilities Data highway from cores to shared memory and DDR3 Navigator used for packet based inter core communication and memory pipeline Navigator (CPPI/QMSS) handle packet based high speed IO easily PA introduced to offload packet processing Multicore debug Introduced (System Trace Module)

20 For More Information For more information, refer to the C66x Getting Started page to locate the data manual for your KeyStone device. View the complete C66x Multicore SOC Online Training for KeyStone Devices, including details on the individual modules. For questions regarding topics covered in this training, visit the support forums at the TI EE Community website.

KeyStone C665x Multicore SoC

KeyStone C665x Multicore SoC KeyStone Multicore SoC Architecture KeyStone C6655/57: Device Features C66x C6655: One C66x DSP Core at 1.0 or 1.25 GHz C6657: Two C66x DSP Cores at 0.85, 1.0, or 1.25 GHz Fixed and Floating Point Operations

More information

SoC Overview. Multicore Applications Team

SoC Overview. Multicore Applications Team KeyStone C66x ulticore SoC Overview ulticore Applications Team KeyStone Overview KeyStone Architecture & Internal Communications and Transport External Interfaces and s Debug iscellaneous Application and

More information

KeyStone Training. Turbo Encoder Coprocessor (TCP3E)

KeyStone Training. Turbo Encoder Coprocessor (TCP3E) KeyStone Training Turbo Encoder Coprocessor (TCP3E) Agenda Overview TCP3E Overview TCP3E = Turbo CoProcessor 3 Encoder No previous versions, but came out at same time as third version of decoder co processor

More information

KeyStone Training. Multicore Navigator Overview

KeyStone Training. Multicore Navigator Overview KeyStone Training Multicore Navigator Overview What is Navigator? Overview Agenda Definition Architecture Queue Manager Sub-System (QMSS) Packet DMA () Descriptors and Queuing What can Navigator do? Data

More information

Introduction to AM5K2Ex/66AK2Ex Processors

Introduction to AM5K2Ex/66AK2Ex Processors Introduction to AM5K2Ex/66AK2Ex Processors 1 Recommended Pre-Requisite Training Prior to this training, we recommend you review the KeyStone II DSP+ARM SoC Architecture Overview, which provides more details

More information

KeyStone Training. Power Management

KeyStone Training. Power Management KeyStone Training Management Overview Domains Clock Domains States SmartReflex Agenda Overview Domains Clock Domains States SmartReflex C66x Overview New Management Features New features: Switchable Logic

More information

KeyStone Training. Network Coprocessor (NETCP) Packet Accelerator (PA)

KeyStone Training. Network Coprocessor (NETCP) Packet Accelerator (PA) KeyStone Training Network Coprocessor (NETCP) Packet Accelerator (PA) Agenda Applications Hardware Modules Firmware PA Low Level Driver (LLD) Programming Example Packet Accelerator: Applications Applications

More information

C66x KeyStone Training HyperLink

C66x KeyStone Training HyperLink C66x KeyStone Training HyperLink 1. HyperLink Overview 2. Address Translation 3. Configuration 4. Example and Demo Agenda 1. HyperLink Overview 2. Address Translation 3. Configuration 4. Example and Demo

More information

C66x KeyStone Training HyperLink

C66x KeyStone Training HyperLink C66x KeyStone Training HyperLink 1. HyperLink Overview 2. Address Translation 3. Configuration 4. Example and Demo Agenda 1. HyperLink Overview 2. Address Translation 3. Configuration 4. Example and Demo

More information

A Next Generation Home Access Point and Router

A Next Generation Home Access Point and Router A Next Generation Home Access Point and Router Product Marketing Manager Network Communication Technology and Application of the New Generation Points of Discussion Why Do We Need a Next Gen Home Router?

More information

High Performance Compute Platform Based on multi-core DSP for Seismic Modeling and Imaging

High Performance Compute Platform Based on multi-core DSP for Seismic Modeling and Imaging High Performance Compute Platform Based on multi-core DSP for Seismic Modeling and Imaging Presenter: Murtaza Ali, Texas Instruments Contributors: Murtaza Ali, Eric Stotzer, Xiaohui Li, Texas Instruments

More information

Embedded Processing Portfolio for Ultrasound

Embedded Processing Portfolio for Ultrasound Embedded Processing Portfolio for Ultrasound High performance, programmable platform Processor performance speeds image analysis faster, clearer results Power/size efficient processors enable portability

More information

Keystone Architecture Inter-core Data Exchange

Keystone Architecture Inter-core Data Exchange Application Report Lit. Number November 2011 Keystone Architecture Inter-core Data Exchange Brighton Feng Vincent Han Communication Infrastructure ABSTRACT This application note introduces various methods

More information

KeyStone Training. Network Coprocessor (NETCP) Packet Accelerator (PA)

KeyStone Training. Network Coprocessor (NETCP) Packet Accelerator (PA) KeyStone Training Network Coprocessor (NETCP) Packet Accelerator (PA) Agenda Applications Hardware Modules Firmware PA Low Level Driver (LLD) Programming Example Packet Accelerator: Applications Applications

More information

KeyStone Training. Bootloader

KeyStone Training. Bootloader KeyStone Training Bootloader Overview Configuration Device Startup Summary Agenda Overview Configuration Device Startup Summary Boot Overview Boot Mode Details Boot is driven on a device reset. Initial

More information

Leveraging Data Plane Acceleration Techniques on the QorIQ P4080 Processor

Leveraging Data Plane Acceleration Techniques on the QorIQ P4080 Processor June 2010 Leveraging Data Plane Acceleration Techniques on the QorIQ P4080 Processor For High-Performance Network Security Applications (v1.0) John Rekesh Software Architect, Software Products Division

More information

AN133: SEC 4.0: Datapath Security Accelerator on the QorIQ P4080 Processor

AN133: SEC 4.0: Datapath Security Accelerator on the QorIQ P4080 Processor July 2009 AN133: SEC 4.0: Datapath Security Accelerator on the QorIQ P4080 Processor Geoff Waters NMG Systems Engineering - Security Agenda Freescale security technology evolution Motivations for a datapath

More information

INTERNET PROTOCOL SECURITY (IPSEC) GUIDE.

INTERNET PROTOCOL SECURITY (IPSEC) GUIDE. INTERNET PROTOCOL SECURITY (IPSEC) GUIDE www.insidesecure.com INTRODUCING IPSEC NETWORK LAYER PACKET SECURITY With the explosive growth of the Internet, more and more enterprises are looking towards building

More information

Security IP-Cores. AES Encryption & decryption RSA Public Key Crypto System H-MAC SHA1 Authentication & Hashing. l e a d i n g t h e w a y

Security IP-Cores. AES Encryption & decryption RSA Public Key Crypto System H-MAC SHA1 Authentication & Hashing. l e a d i n g t h e w a y AES Encryption & decryption RSA Public Key Crypto System H-MAC SHA1 Authentication & Hashing l e a d i n g t h e w a y l e a d i n g t h e w a y Secure your sensitive content, guarantee its integrity and

More information

PE310G4SPI9 Quad Port Fiber 10 Gigabit Ethernet PCI Express Server Adapter Intel 82599ES Based

PE310G4SPI9 Quad Port Fiber 10 Gigabit Ethernet PCI Express Server Adapter Intel 82599ES Based PE310G4SPI9 Quad Port Fiber 10 Gigabit Ethernet PCI Express Server Adapter Intel 82599ES Based Product Description Silicom s 10 Gigabit Ethernet PCI Express server adapters are designed for Servers and

More information

Doing more with multicore! Utilizing the power-efficient, high-performance KeyStone multicore DSPs. November 2012

Doing more with multicore! Utilizing the power-efficient, high-performance KeyStone multicore DSPs. November 2012 Doing more with multicore! Utilizing the power-efficient, high-performance KeyStone multicore DSPs November 2012 How the world is doing more with TI s multicore Using TI multicore for wide variety of applications

More information

FCQ2 - P2020 QorIQ implementation

FCQ2 - P2020 QorIQ implementation Formation P2020 QorIQ implementation: This course covers NXP QorIQ P2010 and P2020 - Processeurs PowerPC: NXP Power CPUs FCQ2 - P2020 QorIQ implementation This course covers NXP QorIQ P2010 and P2020 Objectives

More information

PRODUCT PREVIEW TNETV1050 IP PHONE PROCESSOR. description

PRODUCT PREVIEW TNETV1050 IP PHONE PROCESSOR. description C55x DSP Operating at 125 MHz, Providing up to 250 MIPS MIPS32 4KEc 32-Bit RISC Processor, Operating at 165 MHz, Providing up to 223 Dhrystone MIPS On-Chip Peripherals Include: External Memory Interface

More information

6WINDGate. White Paper. Packet Processing Software for Wireless Infrastructure

6WINDGate. White Paper. Packet Processing Software for Wireless Infrastructure Packet Processing Software for Wireless Infrastructure Last Update: v1.0 - January 2011 Performance Challenges for Wireless Networks As advanced services proliferate and video consumes an ever-increasing

More information

The S6000 Family of Processors

The S6000 Family of Processors The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which

More information

PE310G4SPI9LA Quad Port Fiber 10 Gigabit Ethernet PCI Express Server Adapter Intel 82599ES Based

PE310G4SPI9LA Quad Port Fiber 10 Gigabit Ethernet PCI Express Server Adapter Intel 82599ES Based PE310G4SPI9LA Quad Port Fiber 10 Gigabit Ethernet PCI Express Server Adapter Intel 82599ES Based Product Description Silicom s 10 Gigabit Ethernet PCI Express server adapters are designed for Servers and

More information

Cisco ASR 1000 Series Routers Embedded Services Processors

Cisco ASR 1000 Series Routers Embedded Services Processors Cisco ASR 1000 Series Routers Embedded Services Processors The Cisco ASR 1000 Series embedded services processors are based on the Cisco QuantumFlow Processor (QFP) for next-generation forwarding and queuing.

More information

Copyright 2016 Xilinx

Copyright 2016 Xilinx Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building

More information

Introduction to Sitara AM437x Processors

Introduction to Sitara AM437x Processors Introduction to Sitara AM437x Processors AM437x: Highly integrated, scalable platform with enhanced industrial communications and security AM4376 AM4378 Software Key Features AM4372 AM4377 High-performance

More information

Programmable Logic Design Grzegorz Budzyń Lecture. 15: Advanced hardware in FPGA structures

Programmable Logic Design Grzegorz Budzyń Lecture. 15: Advanced hardware in FPGA structures Programmable Logic Design Grzegorz Budzyń Lecture 15: Advanced hardware in FPGA structures Plan Introduction PowerPC block RocketIO Introduction Introduction The larger the logical chip, the more additional

More information

An Introduction to the QorIQ Data Path Acceleration Architecture (DPAA) AN129

An Introduction to the QorIQ Data Path Acceleration Architecture (DPAA) AN129 July 14, 2009 An Introduction to the QorIQ Data Path Acceleration Architecture (DPAA) AN129 David Lapp Senior System Architect What is the Datapath Acceleration Architecture (DPAA)? The QorIQ DPAA is a

More information

Building heterogeneous networks of green base stations on TI s KeyStone II architecture

Building heterogeneous networks of green base stations on TI s KeyStone II architecture WHITE PAPER Introduction Zhihong Lin, Strategic Marketing Manager, Wireless Base Station Infrastructure Texas Instruments Fueled by the ability to connect to any device anytime and anywhere, both interpersonal

More information

A design of real-time image processing platform based on TMS320C6678

A design of real-time image processing platform based on TMS320C6678 Advanced Materials Research Online: 2014-06-25 ISSN: 1662-8985, Vols. 971-973, pp 1454-1458 doi:10.4028/www.scientific.net/amr.971-973.1454 2014 Trans Tech Publications, Switzerland A design of real-time

More information

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info. A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment

More information

S2C K7 Prodigy Logic Module Series

S2C K7 Prodigy Logic Module Series S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device

More information

IBM "Broadway" 512Mb GDDR3 Qimonda

IBM Broadway 512Mb GDDR3 Qimonda ffl Wii architecture ffl Wii components ffl Cracking Open" the Wii 20 1 CMPE112 Spring 2008 A. Di Blas 112 Spring 2008 CMPE Wii Nintendo ffl Architecture very similar to that of the ffl Fully backwards

More information

The RM9150 and the Fast Device Bus High Speed Interconnect

The RM9150 and the Fast Device Bus High Speed Interconnect The RM9150 and the Fast Device High Speed Interconnect John R. Kinsel Principal Engineer www.pmc -sierra.com 1 August 2004 Agenda CPU-based SOC Design Challenges Fast Device (FDB) Overview Generic Device

More information

Keystone ROM Boot Loader (RBL)

Keystone ROM Boot Loader (RBL) Keystone Bootloader Keystone ROM Boot Loader (RBL) RBL is a code used for the device startup. RBL also transfers application code from memory or host to high speed internal memory or DDR3 RBL code is burned

More information

Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

Multicore DSP+ARM KeyStone II System-on-Chip (SoC) 66AK2E05, 66AK2E02 SPRS865C November 2012 Revised August 2014 1 66AK2E05/02 Features and Description 1.1 Features ARM Cortex -A15 MPCore CorePac Up to Four ARM Cortex-A15 Processor Cores at up to 1.4-GHz

More information

Anand Raghunathan

Anand Raghunathan ECE 695R: SYSTEM-ON-CHIP DESIGN Module 2: HW/SW Partitioning Lecture 2.26: Example: Hardware Architecture Anand Raghunathan raghunathan@purdue.edu ECE 695R: System-on-Chip Design, Fall 2014 Fall 2014,

More information

An Intelligent NIC Design Xin Song

An Intelligent NIC Design Xin Song 2nd International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2016) An Intelligent NIC Design Xin Song School of Electronic and Information Engineering Tianjin Vocational

More information

Zynq-7000 All Programmable SoC Product Overview

Zynq-7000 All Programmable SoC Product Overview Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform

More information

AIR-WLC K9 Datasheet. Overview. Check its price: Click Here. Quick Specs

AIR-WLC K9 Datasheet. Overview. Check its price: Click Here. Quick Specs AIR-WLC4402-12-K9 Datasheet Check its price: Click Here Overview Cisco 4400 Series Wireless LAN Controller provides systemwide wireless LAN functions for medium to large-sized facilities. By automating

More information

D Demonstration of disturbance recording functions for PQ monitoring

D Demonstration of disturbance recording functions for PQ monitoring D6.3.7. Demonstration of disturbance recording functions for PQ monitoring Final Report March, 2013 M.Sc. Bashir Ahmed Siddiqui Dr. Pertti Pakonen 1. Introduction The OMAP-L138 C6-Integra DSP+ARM processor

More information

Achieving UFS Host Throughput For System Performance

Achieving UFS Host Throughput For System Performance Achieving UFS Host Throughput For System Performance Yifei-Liu CAE Manager, Synopsys Mobile Forum 2013 Copyright 2013 Synopsys Agenda UFS Throughput Considerations to Meet Performance Objectives UFS Host

More information

Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses

Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the

More information

PE2G6I35 Six Port Copper Gigabit Ethernet PCI Express Server Adapter Intel i350am2 Based

PE2G6I35 Six Port Copper Gigabit Ethernet PCI Express Server Adapter Intel i350am2 Based PE2G6I35 Six Port Copper Gigabit Ethernet PCI Express Server Adapter Intel i350am2 Based Product Description Silicom s Six Port Copper Gigabit Ethernet PCI Express Server adapter is PCI-Express X8 network

More information

An Experimental Analysis on Iterative Block Ciphers and Their Effects on VoIP under Different Coding Schemes

An Experimental Analysis on Iterative Block Ciphers and Their Effects on VoIP under Different Coding Schemes An Experimental Analysis on Iterative Block Ciphers and Their Effects on VoIP under Different Coding Schemes Gregory Epiphaniou 1 Carsten Maple 1 Paul Sant 1 Matthew Reeves 2 1 Institute for Research in

More information

Commercial Network Processors

Commercial Network Processors Commercial Network Processors ECE 697J December 5 th, 2002 ECE 697J 1 AMCC np7250 Network Processor Presenter: Jinghua Hu ECE 697J 2 AMCC np7250 Released in April 2001 Packet and cell processing Full-duplex

More information

1 TMS320C6678 Features and Description

1 TMS320C6678 Features and Description Check for Evaluation Modules (EVM): TMS320C6678 TMS320C6678 SPRS691E November 2010 Revised March 2014 1 TMS320C6678 Features and Description 1.1 Features Eight TMS320C66x DSP Core Subsystems (C66x CorePacs),

More information

QorIQ T4 Family of Processors. Our highest performance processor family. freescale.com

QorIQ T4 Family of Processors. Our highest performance processor family. freescale.com of Processors Our highest performance processor family freescale.com Application Brochure QorIQ Communications Platform: Scalable Processing Performance Overview The QorIQ communications processors portfolio

More information

HyperLink Programming and Performance consideration

HyperLink Programming and Performance consideration Application Report Lit. Number July, 2012 HyperLink Programming and Performance consideration Brighton Feng Communication Infrastructure ABSTRACT HyperLink provides a highest-speed, low-latency, and low-pin-count

More information

OE2G2I35 Dual Port Copper Gigabit Ethernet OCP Mezzanine Adapter Intel I350BT2 Based

OE2G2I35 Dual Port Copper Gigabit Ethernet OCP Mezzanine Adapter Intel I350BT2 Based OE2G2I35 Dual Port Copper Gigabit Ethernet OCP Mezzanine Adapter Intel I350BT2 Based Product Description Silicom s Gigabit Ethernet Open Compute Project (OCP) mezzanine adapter is designed for use with

More information

AT-501 Cortex-A5 System On Module Product Brief

AT-501 Cortex-A5 System On Module Product Brief AT-501 Cortex-A5 System On Module Product Brief 1. Scope The following document provides a brief description of the AT-501 System on Module (SOM) its features and ordering options. For more details please

More information

KeyStone Training. Network Coprocessor (NETCP)

KeyStone Training. Network Coprocessor (NETCP) KeyStone Training Network Coprocessor (NETCP) Security Accelerator e () Agenda Motivation Firmware ae Low Level Driver (LLD) IPsec Encryption Example IPsec Decryption Example 1 Security Accelerator: Motivation

More information

On-Chip Debugging of Multicore Systems

On-Chip Debugging of Multicore Systems Nov 1, 2008 On-Chip Debugging of Multicore Systems PN115 Jeffrey Ho AP Technical Marketing, Networking Systems Division of Freescale Semiconductor, Inc. All other product or service names are the property

More information

An Ultra High Performance Scalable DSP Family for Multimedia. Hot Chips 17 August 2005 Stanford, CA Erik Machnicki

An Ultra High Performance Scalable DSP Family for Multimedia. Hot Chips 17 August 2005 Stanford, CA Erik Machnicki An Ultra High Performance Scalable DSP Family for Multimedia Hot Chips 17 August 2005 Stanford, CA Erik Machnicki Media Processing Challenges Increasing performance requirements Need for flexibility &

More information

Concurrent High Performance Processor design: From Logic to PD in Parallel

Concurrent High Performance Processor design: From Logic to PD in Parallel IBM Systems Group Concurrent High Performance design: From Logic to PD in Parallel Leon Stok, VP EDA, IBM Systems Group Mainframes process 30 billion business transactions per day The mainframe is everywhere,

More information

C900 PowerPC G4+ Rugged 3U CompactPCI SBC

C900 PowerPC G4+ Rugged 3U CompactPCI SBC C900 PowerPC G4+ Rugged 3U CompactPCI SBC Rugged 3U CompactPCI SBC PICMG 2.0, Rev. 3.0 Compliant G4+ PowerPC 7447A/7448 Processor @ 1.1 Ghz with AltiVec Technology Marvell MV64460 Discovery TM III System

More information

TMS320C6678 Memory Access Performance

TMS320C6678 Memory Access Performance Application Report Lit. Number April 2011 TMS320C6678 Memory Access Performance Brighton Feng Communication Infrastructure ABSTRACT The TMS320C6678 has eight C66x cores, runs at 1GHz, each of them has

More information

DSP Solutions For High Quality Video Systems. Todd Hiers Texas Instruments

DSP Solutions For High Quality Video Systems. Todd Hiers Texas Instruments DSP Solutions For High Quality Video Systems Todd Hiers Texas Instruments TI Video Expertise Enables Faster And Easier Product Innovation TI has a long history covering the video market from end to end

More information

Designing with STM32F2x & STM32F4

Designing with STM32F2x & STM32F4 Designing with STM32F2x & STM32F4 Course Description Designing with STM32F2x & STM32F4 is a 3 days ST official course. The course provides all necessary theoretical and practical know-how for start developing

More information

MICROPROCESSOR SYSTEM FOR VISUAL BAKED PRODUCTS CONTROL

MICROPROCESSOR SYSTEM FOR VISUAL BAKED PRODUCTS CONTROL MICROPROCESSOR SYSTEM FOR VISUAL BAKED PRODUCTS CONTROL Krassimir Kolev, PhD University of Food Technologies - Plovdiv, Bulgaria Abstract The paper reports an authentic solution of a microprocessor system

More information

C901 PowerPC MPC7448 3U CompactPCI SBC

C901 PowerPC MPC7448 3U CompactPCI SBC C901 PowerPC MPC7448 3U CompactPCI SBC Rugged 3U CompactPCI SBC PowerPC 7448 @ 1.4 GHz, 1.0 GHz, or 600 MHz, with AltiVec Technology 166 MHz MPX Bus Marvell MV64460 Discovery TM III System Controller One

More information

Implementing Flexible Interconnect Topologies for Machine Learning Acceleration

Implementing Flexible Interconnect Topologies for Machine Learning Acceleration Implementing Flexible Interconnect for Machine Learning Acceleration A R M T E C H S Y M P O S I A O C T 2 0 1 8 WILLIAM TSENG Mem Controller 20 mm Mem Controller Machine Learning / AI SoC New Challenges

More information

RK3036 Kylin Board Hardware Manual V0.1

RK3036 Kylin Board Hardware Manual V0.1 RK3036 Kylin Board Hardware Manual V0.1 Content 1 Introduction 1.1 Kylin at first glance 1.2 Boot to console 1.3 Key features 1.4 Block diagram 2 Key parts in details 2.1 Processor 2.2 Memory 2.3 Storage

More information

High-Performance, Highly Secure Networking for Industrial and IoT Applications

High-Performance, Highly Secure Networking for Industrial and IoT Applications High-Performance, Highly Secure Networking for Industrial and IoT Applications Table of Contents 2 Introduction 2 Communication Accelerators 3 Enterprise Network Lineage Features 5 Example applications

More information

PE3G4TSFI35P Quad Port Fiber Gigabit Ethernet PCI Express Time Stamp Server Adapter Intel Based

PE3G4TSFI35P Quad Port Fiber Gigabit Ethernet PCI Express Time Stamp Server Adapter Intel Based PE3G4TSFI35P Quad Port Fiber Gigabit Ethernet PCI Express Time Stamp Server Adapter Intel Based Product Description Silicom s Quad SFP Gigabit Ethernet PCI Express Time Stamping server adapter is designed

More information

Scaling Acceleration Capacity from 5 to 50 Gbps and Beyond with Intel QuickAssist Technology

Scaling Acceleration Capacity from 5 to 50 Gbps and Beyond with Intel QuickAssist Technology SOLUTION BRIEF Intel QuickAssist Technology Scaling Acceleration Capacity from 5 to 5 Gbps and Beyond with Intel QuickAssist Technology Equipment manufacturers can dial in the right capacity by choosing

More information

Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors

Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Paul Ekas, DSP Engineering, Altera Corp. pekas@altera.com, Tel: (408) 544-8388, Fax: (408) 544-6424 Altera Corp., 101

More information

The Challenges of System Design. Raising Performance and Reducing Power Consumption

The Challenges of System Design. Raising Performance and Reducing Power Consumption The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software

More information

Fast packet processing in the cloud. Dániel Géhberger Ericsson Research

Fast packet processing in the cloud. Dániel Géhberger Ericsson Research Fast packet processing in the cloud Dániel Géhberger Ericsson Research Outline Motivation Service chains Hardware related topics, acceleration Virtualization basics Software performance and acceleration

More information

LTE and IEEE802.p for vehicular networking: a performance evaluation

LTE and IEEE802.p for vehicular networking: a performance evaluation LTE and IEEE802.p for vehicular networking: a performance evaluation Zeeshan Hameed Mir* Fethi Filali EURASIP Journal on Wireless Communications and Networking 1 Presenter Renato Iida v2 Outline Introduction

More information

Each Milliwatt Matters

Each Milliwatt Matters Each Milliwatt Matters Ultra High Efficiency Application Processors Govind Wathan Product Manager, CPG ARM Tech Symposia China 2015 November 2015 Ultra High Efficiency Processors Used in Diverse Markets

More information

OpenMP Accelerator Model for TI s Keystone DSP+ARM Devices. SC13, Denver, CO Eric Stotzer Ajay Jayaraj

OpenMP Accelerator Model for TI s Keystone DSP+ARM Devices. SC13, Denver, CO Eric Stotzer Ajay Jayaraj OpenMP Accelerator Model for TI s Keystone DSP+ Devices SC13, Denver, CO Eric Stotzer Ajay Jayaraj 1 High Performance Embedded Computing 2 C Core Architecture 8-way VLIW processor 8 functional units in

More information

Representation of the interested Bidders / vendors

Representation of the interested Bidders / vendors Tender for Purchase of Servers & other peripherals on behalf of Gujarat State Road Transport Corporation Ltd, Ahmedabad Tender No. HWT290115263 Representation of the interested Bidders / vendors Sr. no.

More information

Classification of Semiconductor LSI

Classification of Semiconductor LSI Classification of Semiconductor LSI 1. Logic LSI: ASIC: Application Specific LSI (you have to develop. HIGH COST!) For only mass production. ASSP: Application Specific Standard Product (you can buy. Low

More information

C6100 Ruggedized PowerPC VME SBC

C6100 Ruggedized PowerPC VME SBC C6100 Ruggedized PowerPC VME SBC Rugged 6U VME Single Slot SBC Conduction and Air-Cooled Versions Two Asynchronous Serial Interfaces Four 32-Bit Timers G4 MPC7457 PowerPC with AltiVec Technology @ up to

More information

SoC Platforms and CPU Cores

SoC Platforms and CPU Cores SoC Platforms and CPU Cores COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University

More information

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,

More information

White paper FUJITSU Supercomputer PRIMEHPC FX100 Evolution to the Next Generation

White paper FUJITSU Supercomputer PRIMEHPC FX100 Evolution to the Next Generation White paper FUJITSU Supercomputer PRIMEHPC FX100 Evolution to the Next Generation Next Generation Technical Computing Unit Fujitsu Limited Contents FUJITSU Supercomputer PRIMEHPC FX100 System Overview

More information

Frame Manager (FMan) Internals

Frame Manager (FMan) Internals Frame Manager (FMan) Internals AN130 David Lapp Senior System Architect This session is an introduction to Frame Manager Internals Introduction It is intended to be stand alone but it is helpful to have

More information

PE2G6BPi35 Six Port Copper Gigabit Ethernet PCI Express Bypass Server Adapter Intel based

PE2G6BPi35 Six Port Copper Gigabit Ethernet PCI Express Bypass Server Adapter Intel based PE2G6BPi35 Six Port Copper Gigabit Ethernet PCI Express Bypass Server Adapter Intel based Description Silicom s Six Port Copper Gigabit Ethernet PCI Express Bypass Server adapter is PCI-Express X8 network

More information

Netronome NFP: Theory of Operation

Netronome NFP: Theory of Operation WHITE PAPER Netronome NFP: Theory of Operation TO ACHIEVE PERFORMANCE GOALS, A MULTI-CORE PROCESSOR NEEDS AN EFFICIENT DATA MOVEMENT ARCHITECTURE. CONTENTS 1. INTRODUCTION...1 2. ARCHITECTURE OVERVIEW...2

More information

Introducing the AM57x Sitara Processors from Texas Instruments

Introducing the AM57x Sitara Processors from Texas Instruments Introducing the AM57x Sitara Processors from Texas Instruments ARM Cortex-A15 solutions for automation, HMI, vision, analytics, and other industrial and high-performance applications. Embedded Processing

More information

Quality-of-Service for a High-Radix Switch

Quality-of-Service for a High-Radix Switch Quality-of-Service for a High-Radix Switch Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, and Trevor Mudge University of Michigan 51 st DAC 06/05/2014

More information

Comparing TCP performance of tunneled and non-tunneled traffic using OpenVPN. Berry Hoekstra Damir Musulin OS3 Supervisor: Jan Just Keijser Nikhef

Comparing TCP performance of tunneled and non-tunneled traffic using OpenVPN. Berry Hoekstra Damir Musulin OS3 Supervisor: Jan Just Keijser Nikhef Comparing TCP performance of tunneled and non-tunneled traffic using OpenVPN Berry Hoekstra Damir Musulin OS3 Supervisor: Jan Just Keijser Nikhef Outline Introduction Approach Research Results Conclusion

More information

Sophon SC1 White Paper

Sophon SC1 White Paper Sophon SC1 White Paper V10 Copyright 2017 BITMAIN TECHNOLOGIES LIMITED All rights reserved Version Update Content Release Date V10-2017/10/25 Copyright 2017 BITMAIN TECHNOLOGIES LIMITED All rights reserved

More information

Ron Emerick, Oracle Corporation

Ron Emerick, Oracle Corporation PCI Express PRESENTATION Virtualization TITLE GOES HERE Overview Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted.

More information

Performance Enhancement for IPsec Processing on Multi-Core Systems

Performance Enhancement for IPsec Processing on Multi-Core Systems Performance Enhancement for IPsec Processing on Multi-Core Systems Sandeep Malik Freescale Semiconductor India Pvt. Ltd IDC Noida, India Ravi Malhotra Freescale Semiconductor India Pvt. Ltd IDC Noida,

More information

Multicore ARM KeyStone II System-on-Chip (SoC)

Multicore ARM KeyStone II System-on-Chip (SoC) AM5K2E04, AM5K2E02 SPRS864B June 2013 Revised January 2014 1 AM5K2E04/02 Features and Description 1.1 Features ARM Cortex -A15 MPCore CorePac Up to Four ARM Cortex-A15 Processor Cores at up to 1.4-GHz

More information

SoC Communication Complexity Problem

SoC Communication Complexity Problem When is the use of a Most Effective and Why MPSoC, June 2007 K. Charles Janac, Chairman, President and CEO SoC Communication Complexity Problem Arbitration problem in an SoC with 30 initiators: Hierarchical

More information

Digital Signal Processor 2010/1/4

Digital Signal Processor 2010/1/4 Digital Signal Processor 1 Analog to Digital Shift 2 Digital Signal Processing Applications FAX Phone Personal Computer Medical Instruments DVD player Air conditioner (controller) Digital Camera MP3 audio

More information

Nutaq μdigitizer FPGA-based, multichannel, high-speed DAQ solutions PRODUCT SHEET

Nutaq μdigitizer FPGA-based, multichannel, high-speed DAQ solutions PRODUCT SHEET Nutaq μdigitizer FPGA-based, multichannel, high-speed DAQ solutions PRODUCT SHEET QUEBEC I MONTREAL I NEW YORK I nutaq.com Nutaq μdigitizer Supports a wide variety of high-speed I/O A/D and D/A converters

More information

PowerQUICC Integrated Communications Processors. freescale.com/powerarchitecture

PowerQUICC Integrated Communications Processors. freescale.com/powerarchitecture PowerQUICC Integrated Communications Processors freescale.com/powerarchitecture Table of Contents MPC8572E PowerQUICC III Processor MPC8568E PowerQUICC III Processor MPC8560E PowerQUICC III Processor MPC8555E

More information

Application Brief. QorIQ P2040/P2041, P3 and P5 Series. High-performance multicore processors. freescale.com/qoriq

Application Brief. QorIQ P2040/P2041, P3 and P5 Series. High-performance multicore processors. freescale.com/qoriq QorIQ P2040/P2041, P3 and P5 Series High-performance multicore processors Title here Secondary Title here QorIQ Communications Platform: Scalable Processing Performance Ideal for networking infrastructure,

More information

Wireless systems overview

Wireless systems overview Wireless systems overview Evolution of systems from 1G to 4G 1G, 4G major features Specifications comparison 5G communication systems Summary Wireless Systems 2016 Evolution of cellular networks WiMAX

More information

PE2G6SFPI35 Six Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based

PE2G6SFPI35 Six Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based PE2G6SFPI35 Six Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based Product Description Silicom s Six Port SFP Gigabit Ethernet PCI Express Server adapter is PCI-Express X8 network

More information

PacketShader: A GPU-Accelerated Software Router

PacketShader: A GPU-Accelerated Software Router PacketShader: A GPU-Accelerated Software Router Sangjin Han In collaboration with: Keon Jang, KyoungSoo Park, Sue Moon Advanced Networking Lab, CS, KAIST Networked and Distributed Computing Systems Lab,

More information

PE2G4SFPI35L Quad Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based

PE2G4SFPI35L Quad Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based PE2G4SFPI35L Quad Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based Product Description Silicom s Quad Port SFP Gigabit Ethernet PCI Express Server adapter is PCI-Express X4 SFP

More information