Design Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration. Faraday Technology Corp.
|
|
- Franklin Price
- 6 years ago
- Views:
Transcription
1 Design Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration Faraday Technology Corp.
2 Table of Contents Faraday & FA626TE Overview Why We Need an 800MHz ARM v5 Core Why CPU Optimization is Different Design Techniques 5 System Level Considerations 6 Summary 2
3 Faraday: At a Glance Fabless ASIC and IP supplier Spun off from UMC in 1993 Strategic IP partnership with UMC UMC owns 20% of Faraday Focused fabless business model 2006 revenue: $171 million Listed in Taiwan Exchange since 1999 Today s Operation: 700 employees worldwide, 550+ in R&D HQ in Taiwan, branch offices in USA, Europe, Japan, and China 3
4 Faraday ARM s Valued Partner CPU Instruction Set Arch. Licensee ARMv4 and v5tej instruction set license Only few tier-one companies have such capability to license and develop ARM-Compliant cores. ARM SUDL Partner Single Usage ARM processor hard core sub-licensed ARM7TDMI, ARM922T, ARM946E Tool Distributor Exclusive tool distributor in Taiwan Tool-Kit (ADS, RVDS) Developing platform (Integrator..) ARM926EJ-S Core Licensee Well versed Synthesis skill, physical design and verification expertise w/ proprietary library. Smallest hard core & highest performance. 4
5 FA626TE Overview 32-bit RISC processor core with ARM v5te instruction set 8-stage pipeline, AXI / AHB interface 32KB I/32KB D caches ICE Interface Optional I/D scratch pads ARM tool chain support ICE Branch Target Buffer Coherence Hardware AXI / AHB I Cache ASIE I/F CPU Core I Scratch Pad D Scratch Pad D Cache Memory Management Unit Bus Interface Bus Interface Power Saving Write Buffer 5
6 Why We Need an 800MHz ARM v5 Core Application Integration Cost Applications need high performance : OLPC IP-STB Industrial PC High-Speed Network Infortainment Mobile Convergence Device SOHO NAS / Home NAS Thousands of softwares need to be computing : Algorithms and logic that are risky to build as hardwares Complex middlewares Sophisticated application softwares 800MHz CPU in UMC 90nm process : To reduce mask cost and design cycle contrast to 65nm High performance CPU in foundry provides ease-of-integration and cost saving 6
7 Integrate 800MHz CPU into PC SoC Faraday s PC SOC Plan FA626TE CPU 2D Engine DRAM DRAM DDRII Memory CTRL Display Engine DVI/LVDS Flash 1x SATA Security Engine Connectivity Video Engine Wireless LAN KB/Mouse/LPC 2x PCI Express x1 4 x USB2.0 WiMAX 3G/3.5G 7
8 Target Applications Low Cost PC/ Mobile Device (Web, Word/Excel Video, Education) Faraday SOC features -Integration -Low power -Low cost -WinCE/Linux Embedded (Thin Client Panel PC POS Digital Signage IPTV) 8
9 Why ARM Based SoC is Competitive Faraday SoC Major X86 Solution Trend 2007/E 2008,H2 CPU + MPU FC-2 2D + PC SoC Graphics NB + + SB SB Faraday ARM SoC X86 Solution Solution All-in-One Integrated Processor + SB CPU 800M~1GHz ~1GHz GPU 2D Integrated 2D/3D Integrated Video Engine Integrated Accelerator Only Power 2W 5W Price (CPU + CS) A Few Much 9 9
10 Why CPU Optimization is Different General embedded CPU optimization methods Micro Architecture Library & Memory Process Generation Micro-architecture Process Generation Library & Memory Pipeline Superscalar Multithread 64bit 65nm 45nm 32nm High speed cell library High speed memory 10
11 Why CPU Optimization is Different Faraday optimization methods Speed (MHz) 1, Circuits Pipeline Optimization Cycle Time (ns) 11
12 Faraday CPU Technology Technology Benefit Data-path TLB, reg file MHz, T2M Design Database Clock Gating Power De-skew MHz Over Driving MHz Circuit Implementation Testing Specific Cell Library Fast SRAM Sense-Amp DFF Power Island Structural Approach for Speed Binning MHz MHz MHz Power MHz 12
13 Register File Improvements In < 0.5um, RF is NOT difficult However, It creates congestions (32 x 32 DFF, muxes, multiple ports) Its performance determines forwarding path time budget Therefore, automated RF makes P&R easy, and eliminates routing congestion Improvements: 200 ps 13
14 Next Obvious Improvement is TLB FA626TE TLB needs fullassociativity But bit comparators is HUGE So we use the same methodology Result has same benefit as RG ~ 300 ps gain, instead of loss 14
15 Custom Design Process De-skew Step 1 I. Place the CPU block, figure out rough size Step 2 II. Rip out all cells and place clock trunk first Step 3 III. Place ALL DFF then, and make some rough grouping to ZERO out clock uncertainty. Step 4 IV. Place the rest of the cells 15
16 How to Do Circuit Implementation Higher Driving Capability Logic 1.2V Over Driving Enlarge cell to 11.5 grid Library Custom One-Hot Mux Memory 1.2V Over Driving Sense Amplifier based DFF 16
17 Structural Approach for Speed Binning Speed binning with delay test Advantages: Structural approach with Automated pattern generation. Issues need to be overcome: Decide critical path and correlate to true silicon longest paths Test condition different from actual system mode operation Good path selection to pick a set of representative paths is key to speed binning Need to do correlation between achieved speed with structural test patterns and system test 17
18 How to reach 1GHz FA626TE PMOS TT 900MHz 1.18% 1GHz 1.26% 1.36% FF 1.13% 800MHz SS NMOS Simulation result Speed binning at typical voltage result in 90nm for 18% - 36% performance Cost impact With three bins, there is an estimated additional 5% - 10% increase in die cost (to be confirmed) due to potential yield loss 18
19 System Diagram FA626TE processor Static controller L2 cache controller DDRII controller Others or application specific logic AMBA3 AXI Interconnect Bus AXI 2 AHB bridge AXI Interconnect DMA controller AMBA High Speed Bus - AHB AHB 2 APB bridge AHB controller Others or application specific logic AMBA2 Peripheral Bus - APB UART GPIO I2C/I2S SSI Others or application specific logic 19
20 System Level Considerations Need to consider the multiple in system clock 01.Clock Domain frequency design. Support synchronous mode Power Domain Core voltage (1.2V) is different from peripherals (1.0V) Need to consider gate delay when adding the level shift Need to add the regulator to support multi-voltage 03.Signal Domain Level shift to support signal conversion 20
21 Summary FA626TE Positioning Faraday Optimization Design Technology System Consideration 90nm TLB Optimization For the Changeful Algorithms and Various S/W Target Applications are OLPC, ULPC, IPC, IP-STB and Design Data Path Circuit Implementation Testing Register File Optimization De-Skew Methodology Specific Cell Library and Memory Clock Domain Power Domain Signal Domain Network Speed Binning 21
22 Welcome to Visit Faraday Or Contact: Albert Chen
23 Lucky Draw 23
ARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationFujitsu SOC Fujitsu Microelectronics America, Inc.
Fujitsu SOC 1 Overview Fujitsu SOC The Fujitsu Advantage Fujitsu Solution Platform IPWare Library Example of SOC Engagement Model Methodology and Tools 2 SDRAM Raptor AHB IP Controller Flas h DM A Controller
More informationSoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd
SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd 2 Agenda TSMC IP Ecosystem DDR Interfaces for SoCs Summary 3 TSMC Highlights Founded in 1987 The world's first dedicated semiconductor foundry
More informationGrowth outside Cell Phone Applications
ARM Introduction Growth outside Cell Phone Applications ~1B units shipped into non-mobile applications Embedded segment now accounts for 13% of ARM shipments Automotive, microcontroller and smartcards
More informationContents of this presentation: Some words about the ARM company
The architecture of the ARM cores Contents of this presentation: Some words about the ARM company The ARM's Core Families and their benefits Explanation of the ARM architecture Architecture details, features
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationZynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
More informationEffective System Design with ARM System IP
Effective System Design with ARM System IP Mentor Technical Forum 2009 Serge Poublan Product Marketing Manager ARM 1 Higher level of integration WiFi Platform OS Graphic 13 days standby Bluetooth MP3 Camera
More informationIMPROVES. Initial Investment is Low Compared to SoC Performance and Cost Benefits
NOC INTERCONNECT IMPROVES SOC ECONO CONOMICS Initial Investment is Low Compared to SoC Performance and Cost Benefits A s systems on chip (SoCs) have interconnect, along with its configuration, verification,
More informationOn-chip Networks Enable the Dark Silicon Advantage. Drew Wingard CTO & Co-founder Sonics, Inc.
On-chip Networks Enable the Dark Silicon Advantage Drew Wingard CTO & Co-founder Sonics, Inc. Agenda Sonics history and corporate summary Power challenges in advanced SoCs General power management techniques
More informationIntroduction to ASIC Design
Introduction to ASIC Design Victor P. Nelson ELEC 5250/6250 CAD of Digital ICs Design & implementation of ASICs Oops Not these! Application-Specific Integrated Circuit (ASIC) Developed for a specific application
More informationTABLE OF CONTENTS III. Section 1. Executive Summary
Section 1. Executive Summary... 1-1 Section 2. Global IC Industry Outlook and Cycles... 2-1 IC Insights' Forecast Methodology... 2-1 Overview... 2-1 Worldwide GDP... 2-1 Electronic System Sales... 2-2
More informationAgilent N2533A RMP 4.0 Remote Management Processor Data Sheet
Agilent N2533A RMP 4.0 Remote Management Processor Data Sheet Description The Agilent RMP 4.0 is a highly integrated Remote Management Processor. Its small package and flexible hardware design is suitable
More informationBus AMBA. Advanced Microcontroller Bus Architecture (AMBA)
Bus AMBA Advanced Microcontroller Bus Architecture (AMBA) Rene.beuchat@epfl.ch Rene.beuchat@hesge.ch Réf: AMBA Specification (Rev 2.0) www.arm.com ARM IHI 0011A 1 What to see AMBA system architecture Derivatives
More informationTechnology Platform Segmentation
HOW TECHNOLOGY R&D LEADERSHIP BRINGS A COMPETITIVE ADVANTAGE FOR MULTIMEDIA CONVERGENCE Technology Platform Segmentation HP LP 2 1 Technology Platform KPIs Performance Design simplicity Power leakage Cost
More informationNew System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics
New System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics Introduction Recently, the laser printer market has started to move away from custom OEM-designed 1 formatter
More informationAdaptive Voltage Scaling (AVS) Alex Vainberg October 13, 2010
Adaptive Voltage Scaling (AVS) Alex Vainberg Email: alex.vainberg@nsc.com October 13, 2010 Agenda AVS Introduction, Technology and Architecture Design Implementation Hardware Performance Monitors Overview
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://www.eece.maine.edu/ vweaver vincent.weaver@maine.edu 4 September 2014 Announcements HW#1 will be posted tomorrow (Friday), due next Thursday Working
More informationOberon M2M IoT Platform. JAN 2016
Oberon M2M IoT Platform JAN 2016 www.imgtec.com Contents Iot Segments and Definitions Targeted Use Cases for IoT Oberon targeted use cases IoT Differentiators IoT Power Management IoT Security Integrated
More informationFujitsu System Applications Support. Fujitsu Microelectronics America, Inc. 02/02
Fujitsu System Applications Support 1 Overview System Applications Support SOC Application Development Lab Multimedia VoIP Wireless Bluetooth Processors, DSP and Peripherals ARM Reference Platform 2 SOC
More informationThe CoreConnect Bus Architecture
The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached
More informationAnalyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components
Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components By William Orme, Strategic Marketing Manager, ARM Ltd. and Nick Heaton, Senior Solutions Architect, Cadence Finding
More informationCMP Conference 20 th January Director of Business Development EMEA
CMP Conference 20 th January 2011 eric.lalardie@arm.com Director of Business Development EMEA +33 6 07 83 09 60 1 1 Unparalleled Applicability ARM Cortex Advanced Processors Architectural innovation, compatibility
More informationSoC Platforms and CPU Cores
SoC Platforms and CPU Cores COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University
More informationDesign and Technology Trends
Lecture 1 Design and Technology Trends R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Recently Designed Chips Itanium chip (Intel), 2B tx, 700mm 2, 8 layer 65nm CMOS (4 processors)
More informationUCLA 3D research started in 2002 under DARPA with CFDRC
Coping with Vertical Interconnect Bottleneck Jason Cong UCLA Computer Science Department cong@cs.ucla.edu http://cadlab.cs.ucla.edu/ cs edu/~cong Outline Lessons learned Research challenges and opportunities
More informationSmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User s Guide
SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User s Guide SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User's Guide Table of Contents SmartFusion2
More informationChapter 6 Storage and Other I/O Topics
Department of Electr rical Eng ineering, Chapter 6 Storage and Other I/O Topics 王振傑 (Chen-Chieh Wang) ccwang@mail.ee.ncku.edu.tw ncku edu Feng-Chia Unive ersity Outline 6.1 Introduction 6.2 Dependability,
More informationECE 471 Embedded Systems Lecture 3
ECE 471 Embedded Systems Lecture 3 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 10 September 2018 Announcements New classroom: Stevens 365 HW#1 was posted, due Friday Reminder:
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 3 September 2015 Announcements HW#1 will be posted today, due next Thursday. I will send out
More informationA Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor Andreas Olofsson PEGPUM 2013 1 Adapteva Achieves 3 World Firsts 1. First processor company to reach 50 GFLOPS/W 3. First semiconductor company
More informationProduct Series SoC Solutions Product Series 2016
Product Series Why SPI? or We will discuss why Serial Flash chips are used in many products. What are the advantages and some of the disadvantages. We will explore how SoC Solutions SPI and QSPI IP Cores
More informationInterconnects, Memory, GPIO
Interconnects, Memory, GPIO Dr. Francesco Conti f.conti@unibo.it Slide contributions adapted from STMicroelectronics and from Dr. Michele Magno, others Processor vs. MCU Pipeline Harvard architecture Separate
More informationOCB-Based SoC Integration
The Present and The Future 黃俊達助理教授 Juinn-Dar Huang, Assistant Professor March 11, 2005 jdhuang@mail.nctu.edu.tw Department of Electronics Engineering National Chiao Tung University 1 Outlines Present Why
More informationEach Milliwatt Matters
Each Milliwatt Matters Ultra High Efficiency Application Processors Govind Wathan Product Manager, CPG ARM Tech Symposia China 2015 November 2015 Ultra High Efficiency Processors Used in Diverse Markets
More informationEmbedded Systems: Architecture
Embedded Systems: Architecture Jinkyu Jeong (Jinkyu@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu ICE3028: Embedded Systems Design, Fall 2018, Jinkyu Jeong (jinkyu@skku.edu)
More informationS2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
More informationARMed for Automotive. Table of Contents. SHARP and ARM Automotive Segments SHARP Target Applications SHARP Devices SHARP Support Network Summary
ARMed for Automotive Gunter Wagschal Table of Contents SHARP and ARM Automotive Segments SHARP Target Applications SHARP Devices SHARP Support Network Summary 1 SHARP and ARM 1993 - SHARP becomes the third
More informationZatara Series ARM ASSP High-Performance 32-bit Solution for Secure Transactions
1 ARM-BASED ASSP FOR SECURE TRANSACTIONS ZATARA SERIES 32-BIT ARM ASSP PB022106-1008 ZATARA SERIES ADVANTAGE SINGLE-CHIP SOLUTION BEST FEATURE SET IN POS PCIPED PRE-CERTIFIED EMV L1 CERTIFIED TOTAL SOLUTION
More informationSmallest RISC-V Device for Next-Generation Edge Computing
Smallest RISC-V Device for Next-Generation Edge Computing 1 Seiji Munetoh 1, Chitra K Subramanian 2, Arun Paidimarri 2, Yasuteru Kohda 1 IBM Research Tokyo 1 & T.J. Watson Research Center 2 Processor chip
More informationKevin Meehan Stephen Moskal Computer Architecture Winter 2012 Dr. Shaaban
Kevin Meehan Stephen Moskal Computer Architecture Winter 2012 Dr. Shaaban Contents Raspberry Pi Foundation Raspberry Pi overview & specs ARM11 overview ARM11 cache, pipeline, branch prediction ARM11 vs.
More informationModeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces
Modeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces Li Chen, Staff AE Cadence China Agenda Performance Challenges Current Approaches Traffic Profiles Intro Traffic Profiles Implementation
More informationBuilding blocks for 64-bit Systems Development of System IP in ARM
Building blocks for 64-bit Systems Development of System IP in ARM Research seminar @ University of York January 2015 Stuart Kenny stuart.kenny@arm.com 1 2 64-bit Mobile Devices The Mobile Consumer Expects
More information3D Graphics in Future Mobile Devices. Steve Steele, ARM
3D Graphics in Future Mobile Devices Steve Steele, ARM Market Trends Mobile Computing Market Growth Volume in millions Mobile Computing Market Trends 1600 Smart Mobile Device Shipments (Smartphones and
More informationExploring System Coherency and Maximizing Performance of Mobile Memory Systems
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems Shanghai: William Orme, Strategic Marketing Manager of SSG Beijing & Shenzhen: Mayank Sharma, Product Manager of SSG ARM Tech
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationPlace Your Logo Here. K. Charles Janac
Place Your Logo Here K. Charles Janac President and CEO Arteris is the Leading Network on Chip IP Provider Multiple Traffic Classes Low Low cost cost Control Control CPU DSP DMA Multiple Interconnect Types
More informationProduct Technical Brief S3C2413 Rev 2.2, Apr. 2006
Product Technical Brief Rev 2.2, Apr. 2006 Overview SAMSUNG's is a Derivative product of S3C2410A. is designed to provide hand-held devices and general applications with cost-effective, low-power, and
More informationTackling Verification Challenges with Interconnect Validation Tool
Tackling Verification Challenges with Interconnect Validation Tool By Hao Wen and Jianhong Chen, Spreadtrum and Dave Huang, Cadence An interconnect, also referred to as a bus matrix or fabric, serves as
More informationEmbedded Systems: Hardware Components (part I) Todor Stefanov
Embedded Systems: Hardware Components (part I) Todor Stefanov Leiden Embedded Research Center Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded System
More informationMore Course Information
More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well
More informationSiFive Freedom SoCs: Industry s First Open-Source RISC-V Chips
SiFive Freedom SoCs: Industry s First Open-Source RISC-V Chips Yunsup Lee Co-Founder and CTO High Upfront Cost Has Killed Innovation Our industry needs a fundamental change Total SoC Development Cost Design
More informationBuilding High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
More informationDesign of NaviEngine - a SoC with MPCore - Oct. 2 nd, 2007 NEC Electronics Corp. Automotive System Div.
Design of NaviEngine - a SoC with MPCore - Oct. 2 nd, 2007 NEC Electronics Corp. Automotive System Div. masa.yoshida@necel.com 1 Agenda Background Automotive Multimedia Markets Multicore Technology Concept
More informationeasic Technology & Nextreme Architecture
easic Technology & Nextreme Architecture Tomer Kabakov Director of Sales tomer@easic.com Tel: 054-4304032 1 easic at a Glance Fabless Semiconductor Company Provider of Structured ASIC Products Founded
More informationProduct Technical Brief S3C2412 Rev 2.2, Apr. 2006
Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Overview SAMSUNG's S3C2412 is a Derivative product of S3C2410A. S3C2412 is designed to provide hand-held devices and general applications with cost-effective,
More informationAgile Hardware Design: Building Chips with Small Teams
2017 SiFive. All Rights Reserved. Agile Hardware Design: Building Chips with Small Teams Yunsup Lee ASPIRE Graduate 2016 Co-Founder and CTO 2 2017 SiFive. All Rights Reserved. World s First Single-Chip
More informationARM Cortex core microcontrollers 3. Cortex-M0, M4, M7
ARM Cortex core microcontrollers 3. Cortex-M0, M4, M7 Scherer Balázs Budapest University of Technology and Economics Department of Measurement and Information Systems BME-MIT 2018 Trends of 32-bit microcontrollers
More informationDesigning with NXP i.mx8m SoC
Designing with NXP i.mx8m SoC Course Description Designing with NXP i.mx8m SoC is a 3 days deep dive training to the latest NXP application processor family. The first part of the course starts by overviewing
More informationPXI Tsunami in Semiconductor ATE Michael Dewey Geotest Marvin Test Systems Silicon Valley Test Conference
PXI Tsunami in Semiconductor ATE Michael Dewey Geotest Marvin Test Systems miked@geotestinc.com Silicon Valley Test Conference 2012 1 Agenda Geotest background Semiconductor market and trends PXI for semiconductor
More informationA Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache
A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache Stefan Rusu Intel Corporation Santa Clara, CA Intel and the Intel logo are registered trademarks of Intel Corporation or its subsidiaries in
More informationREVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.
December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit 2018 NETRONOME SYSTEMS, INC. 1 @risc_v MASSIVELY PARALLEL
More informationCPU Project in Western Digital: From Embedded Cores for Flash Controllers to Vision of Datacenter Processors with Open Interfaces
CPU Project in Western Digital: From Embedded Cores for Flash Controllers to Vision of Datacenter Processors with Open Interfaces Zvonimir Z. Bandic, Sr. Director Robert Golla, Sr. Fellow Dejan Vucinic,
More informationHi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan
Processors Hi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan chanhl@maili.cgu.edu.twcgu General-purpose p processor Control unit Controllerr Control/ status Datapath ALU
More informationFlexible Product Demonstrations enabled with the FleX IC Development Kit
Flexible Product Demonstrations enabled with the FleX IC Development Kit Flexible MCU, ADC and RFIC high-performance ICs provide needed capability for sophisticated flexible electronic products. Session
More informationASYNC Rik van de Wiel COO Handshake Solutions
ASYNC 2006 Rik van de Wiel COO Handshake Solutions Outline Introduction to Handshake Solutions Applications Design Tools ARM996HS Academic Program Handshake Solutions Started as research project in Philips
More informationDesign of Embedded DSP Processors Unit 5: Data access. 9/11/2017 Unit 5 of TSEA H1 1
Design of Embedded DSP Processors Unit 5: Data access 9/11/2017 Unit 5 of TSEA26-2017 H1 1 Data memory in a Processor Store Data FIFO supporting DSP executions Computing buffer Parameter storage Access
More informationMoore s Law: Alive and Well. Mark Bohr Intel Senior Fellow
Moore s Law: Alive and Well Mark Bohr Intel Senior Fellow Intel Scaling Trend 10 10000 1 1000 Micron 0.1 100 nm 0.01 22 nm 14 nm 10 nm 10 0.001 1 1970 1980 1990 2000 2010 2020 2030 Intel Scaling Trend
More informationA Methodology for NoC
OCCN On-Chip Communication Architecture OccN A Methodology for NoC AST Grenoble Marcello Coppola Outline SoC today NoC OCCN Case study Conclusion Soc Today: A Variety of Networks & Terminals Ad-Hoc-Net
More informationToday. Comments about assignment Max 1/T (skew = 0) Max clock skew? Comments about assignment 3 ASICs and Programmable logic Others courses
Today Comments about assignment 3-43 Comments about assignment 3 ASICs and Programmable logic Others courses octor Per should show up in the end of the lecture Mealy machines can not be coded in a single
More informationARM s IP and OSCI TLM 2.0
ARM s IP and OSCI TLM 2.0 Deploying Implementations of IP at the Programmer s View abstraction level via RealView System Generator ESL Marketing and Engineering System Design Division ARM Q108 1 Contents
More informationSPEAr: an HW/SW reconfigurable multi processor architecture
Welcome to the «SPEAr Age» Structured Processor Enhanced Architecture SPEAr: an HW/SW reconfigurable multi processor architecture COMPUTER PERIPHERAL GROUP Outline Economics of Moore s law and market view
More informationRISC-V Core IP Products
RISC-V Core IP Products An Introduction to SiFive RISC-V Core IP Drew Barbier September 2017 drew@sifive.com SiFive RISC-V Core IP Products This presentation is targeted at embedded designers who want
More informationASPEED Technology (Ticker:5274)
ASPEED Technology (Ticker:5274) Chris Lin, Chairman and President June 2013 Agenda Company Profile Product Line Introduction Advantages Future Developments 2 Company Profile - Information Foundation Date:
More informationLecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT
1 Lecture 5: Computing Platforms Asbjørn Djupdal ARM Norway, IDI NTNU 2013 2 Lecture overview Bus based systems Timing diagrams Bus protocols Various busses Basic I/O devices RAM Custom logic FPGA Debug
More informationCirrus is a leader in audio, video, and precision mixed-signal ICs for consumer entertainment, automotive, and industrial applications
Corporate Overview Cirrus is a leader in audio, video, and precision mixed-signal ICs for consumer entertainment, automotive, and industrial applications Premier Silicon for Digital Entertainment Electronics!
More informationProven 8051 Microcontroller Technology, Brilliantly Updated
Proven 8051 Microcontroller Technology, Brilliantly Updated By: Tom David, Principal Design Engineer, Silicon Labs Introduction The proven 8051 core received a welcome second wind when its architecture
More informationCONTACT: ,
S.N0 Project Title Year of publication of IEEE base paper 1 Design of a high security Sha-3 keccak algorithm 2012 2 Error correcting unordered codes for asynchronous communication 2012 3 Low power multipliers
More informationIntroduction to ASIC Design. Victor P. Nelson
Introduction to ASIC Design Victor P. Nelson Design & implementation of ASICs Oops Not these! Application-Specific Integrated Circuit (ASIC) Developed for a specific application Not general purpose Progress
More informationASIC Logic. Speaker: Juin-Nan Liu. Adopted from National Chiao-Tung University IP Core Design
ASIC Logic Speaker: Juin-Nan Liu Adopted from National Chiao-Tung University IP Core Design Goal of This Lab Prototyping Familiarize with ARM Logic Module (LM) Know how to program LM Outline Introduction
More informationIntroduction to USB3.0
Introduction to USB3.0 Technology USB 3.0 Promoter s group formed in 2007 10x times performance increase Backward compatible with USB 2.0 Download 25GB HD Movie in 70 seconds Energy efficiency Song/Pic
More informationDesign Services Overview
Services Overview Juha Peltoniemi Account Manager, IP and Services 26.3.2003 Today s Topics Challenges Driving Our Business Services Offerings Infrastructure Alliances Case Studies Closing and Discussion
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationTechniques for Optimizing Performance and Energy Consumption: Results of a Case Study on an ARM9 Platform
Techniques for Optimizing Performance and Energy Consumption: Results of a Case Study on an ARM9 Platform BL Standard IC s, PL Microcontrollers October 2007 Outline LPC3180 Description What makes this
More informationPark Sung Chul. AE MentorGraphics Korea
PGA Design rom Concept to Silicon Park Sung Chul AE MentorGraphics Korea The Challenge of Complex Chip Design ASIC Complex Chip Design ASIC or FPGA? N FPGA Design FPGA Embedded Core? Y FPSoC Design Considerations
More informationModule Introduction. CONTENT: - 8 pages - 1 question. LEARNING TIME: - 15 minutes
Module Introduction PURPOSE: The intent of this module is to introduce a series of modules that explain important features of Motorola s i.mx applications processors. OBJECTIVES: - Explain the need for
More informationIBM "Broadway" 512Mb GDDR3 Qimonda
ffl Wii architecture ffl Wii components ffl Cracking Open" the Wii 20 1 CMPE112 Spring 2008 A. Di Blas 112 Spring 2008 CMPE Wii Nintendo ffl Architecture very similar to that of the ffl Fully backwards
More informationThe Challenges of System Design. Raising Performance and Reducing Power Consumption
The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software
More informationHardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software
More informationDesign Objectives of the 0.35µm Alpha Microprocessor (A 500MHz Quad Issue RISC Microprocessor)
Design Objectives of the 0.35µm Alpha 21164 Microprocessor (A 500MHz Quad Issue RISC Microprocessor) Gregg Bouchard Digital Semiconductor Digital Equipment Corporation Hudson, MA 1 Outline 0.35µm Alpha
More informationDoes FPGA-based prototyping really have to be this difficult?
Does FPGA-based prototyping really have to be this difficult? Embedded Conference Finland Andrew Marshall May 2017 What is FPGA-Based Prototyping? Primary platform for pre-silicon software development
More informationThis Unit: Putting It All Together. CIS 501 Computer Architecture. What is Computer Architecture? Sources
This Unit: Putting It All Together CIS 501 Computer Architecture Unit 12: Putting It All Together: Anatomy of the XBox 360 Game Console Application OS Compiler Firmware CPU I/O Memory Digital Circuits
More information100M Gate Designs in FPGAs
100M Gate Designs in FPGAs Fact or Fiction? NMI FPGA Network 11 th October 2016 Jonathan Meadowcroft, Cadence Design Systems Why in the world, would I do that? ASIC replacement? Probably not! Cost prohibitive
More informationRISECREEK: From RISC-V Spec to 22FFL Silicon
RISECREEK: From RISC-V Spec to 22FFL Silicon Vinod Ganesan, Gopinathan Muthuswamy Group CSE Dept RISE Lab IIT Madras Amudhan, Bharath, Alagu - HCL Tech Konala Varma, Ang Boon Chong, Harish Villuri - Intel
More informationCurrent status of SOI / MPU and ASIC development for space
The 23rd Microelectronics Workshop Current status of SOI / MPU and ASIC development for space Nov. 11 th 2010 Electronic Devices and Materials Group Aerospace Research and Development Directorate, JAXA
More informationIntroduction to ARM LPC2148 Microcontroller
Introduction to ARM LPC2148 Microcontroller Dr.R.Sundaramurthy Department of EIE Pondicherry Engineering College Features of LPC2148 in a Nut Shell CPU = ARM 7 Core Word Length = 32 Bit ROM = 512 KB RAM
More informationThis Unit: Putting It All Together. CIS 371 Computer Organization and Design. What is Computer Architecture? Sources
This Unit: Putting It All Together CIS 371 Computer Organization and Design Unit 15: Putting It All Together: Anatomy of the XBox 360 Game Console Application OS Compiler Firmware CPU I/O Memory Digital
More informationAccelerating Innovation
Accelerating Innovation In the Era of Exponentials Dr. Chi-Foon Chan President and co-chief Executive Officer, Synopsys, Inc. August 27, 2013 ASQED 1 Accelerating Technology Innovation Exciting time to
More informationARM996HS. The First Licensable, Clockless 32-bit Processor Core
ARM996HS The First Licensable, Clockless 32-bit Processor Core Arjan Bink, ARM996HS Technical Lead, Handshake Solutions Richard York, CPU Product Manager, ARM ARM - Handshake Solutions Partnership Announced
More information