Software Defined Modem A commercial platform for wireless handsets

Size: px
Start display at page:

Download "Software Defined Modem A commercial platform for wireless handsets"

Transcription

1 Software Defined Modem A commercial platform for wireless handsets Charles F Sturman VP Marketing June 22 nd ~ 24 th Brussels charles.stuman@cognovo.com

2 Agenda SDM Separating hardware from software Why now Multimode modem processing requirements A whole system approach Optimising processor resources for the task in hand Low power design and scalability Performance benchmarks achieved Software development methodology Task scheduling and mapping System design, verification and optimisation Bottom up vs Top down Modem Compute Engine A commercially available platform for low-power handheld wireless 2

3 Bitrate, Mbps Why Now? A changing market Rapid evolution in applications and services Many products need wireless : Smartphones, Tablets, Gaming, Home entertainment Rapidly increasing modem complexity Driven by applications and services Increasing time to market and cost SDM delivers GSM GPRS 200MOp/s LTE 50GOp/s HSPA+ 20GOp/s HSPA 5GOp/s LTE-A 1Gbps 300GOp/s Faster : Time to market and market response Flexibility : One chip = many products / many standards Smaller : Smaller die size = Lower cost 3

4 Modem Requirements Layer 3 Radio Resource Control Layer 2 Radio Link Control and Media Access Control Layer 1 PHY Control Sub-frame Sequencing Modem & Channel Codec Protocol Stack Real-time control software Time-critical sequencing Hard-real-time signal processing Layer 1 combines real-time control with time critical signal processing 4

5 Modem Requirements CPHY PHY Layer 3 Radio Resource Control Radio Layer Driver 2 Radio Link Control and Media Access Control Layer 1 PHY Control RF IC Sub-frame Sequencing Modem & Channel Codec Timing Message Interface Layer 1 Control State Machine Sub-frame Control Sub-frame Sequences Signal Processing Traditionally, custom ASIC hardware Layer 1 combines real-time control with time critical signal processing Deterministic operation has traditionally demanded hardware SDM enables the entire modem to be expressed in software 5

6 Modem Requirements CPHY PHY Message Interface Radio Driver Layer 1 Control State Machine RF IC Timing Sub-frame Sub-frame Control Sequences Signal Processing S/w implementation hosted on heterogeneous processor platform Modem Compute Engine Layer 1 combines real-time control with time critical signal processing Deterministic operation has traditionally demanded hardware SDM enables the entire modem to be expressed in software 6

7 A System Solution for SDM Layer 1 Partitioning Applications Modem specific operation Protocol Plane Layers 2, 3, 4 Protocol Stack Control Plane Layer 1 SDM-OS Data Plane Physical Layer Libraries Hardware abstraction & API Common services Common functions Code re-use Software Hardware Generic s/w execution environment Protocol Processor System Modem Compute Engine Control Processor Sequence Processor Data Processor Heterogeneous Multi-processing Common Infrastructure The Soft Modem External Software Domain RF 7

8 Logical Layer 1 Layer 1 Layer 1 Partitioning Layer 1 Control GP processor support for Layer 1 control PHY Task Sequencing Real-time deterministic task sequencing driven by on-air timing Hard-real-time Signal Processing PPA efficient wireless algorithmic processing No modem-specific hardware processing PHY Control PHY Sequences PHY Kernels RF Driver PHY Modem Compute Engine Logical Control Layer 1 Processor PHY Control Sequence PHY Sequences Processor Data PHY Processor Kernels Common Infrastructure The Soft Modem External Software Domain RF 8

9 Layer 1 System Design Existing Layer 1 design & implementation must be supported Seamless integration with existing protocol stacks Operational control, management & service provision Largely specific to SDM platform : Auto generated code avoids creating extra engineering workload & human error Sub-frame sequencing Extension of present PHY modelling carried out with e.g. Simulink or Co-Ware : Graphical catpure and auto-compilation of flow control Logical Layer 1 PHY Control Uplink / Downlink PHY algorithms PHY Sequences PHY Kernels Compilation of existing fixed-point C-code, with efficient profiling and optimisation tools. Must be able to re-validate against reference models 9

10 Peripheral APB Bus System AXI Bus Bridge Bridge Ardbeg VSP Ardbeg VSP Ardbeg VSP Ardbeg VSP Ardbeg VSP Ardbeg VSP Introducing Cognovo s Modem Compute Engine (MCE) Real-time L1 / PHY computing system PHY Data Plane Multi-core Vector Signal Processing Designed-for-Wireless ISA Instruction & Data parallelism >> 130 MHz 11-way VLIW 32-way complex vector data-path Layer 1 Control Plane ARM CPU hosts SDM OS and Layer 1 Mode independent timing / power ctl Multi-standard Turbo engine RF interface SDM Sequencer Precise scheduling of kernels Autonomous operation removes overhead from L1 CPU Modem Compute Engine Timing and Slow Clock Unit Power Control Watchdog Timers TCM ARM CPU CACHE Bridge System DMA SDM Sequencer Interrupt Ctl System RAM Control 32b Data 128b VSP Sub-system VSP Sub-system VSP Sub-system Datapath DBG HARQ Memory Datapath DBG Register bank Datapath DBG Register bank VLIW Controller CTL Register bank VLIW Controller CTL I-TCM D-TCM VLIW Controller CTL I-TCM Bus Interface D-TCM Unit I-TCM Bus Interface D-TCM Unit Bus Interface Unit Multilayer Vector Interconnect Shared Memory FEC Engine Multilayer Vector Interconnect Bus Interface Unit Multilayer Vector Interconnect Shared Memory Shared Memory Dual VSP Core (MCE120) Cat 4 LTE capable (150Mb DL / 50Mb UL) Simultaneous DL and UL: 62% loaded at 400MHz 7.5 mm 2 and < 100mw in 32nm Similar power consumption to existing baseband silicon but with smaller area RF IF ARM VSP VDMA Datapath Datapath DBG Register bank Datapath DBG Register bank VLIW Controller CTL Register bank VLIW Controller CTL I-TCM D-TCM VLIW Controller CTL I-TCM Bus Interface D-TCM Unit I-TCM Bus Interface D-TCM Unit VDMA VDMA Coresight DBG JTAG Trace 10

11 Clock Frequency, MHz MCE120 Performance 40nm LP R8 LTE-FDD Configurations 5MHz Channel Cat 2 : 5-40 Mbps 10 MHz Channel Cat 3 : 5-80 Mbps 20 MHz Channel Cat 4 : Mbps R5 to R8 3G HSPA Configurations R5 W-CDMA : 384 Kbps R6 HSPA : 14 Mbps R7 HSPA+ MIMO : 28 Mbps R8 HSPA+ Dual Carrier : 42 Mbps On-air Bit-rate, Mbps MCE clock frequency vs on-air bit-rate Connectivity Combined DL / UL estimates for 3GPP Rel5 to Rel8 WiFi g : 54 Mbps DVB-T (HD) : 15 Mbps HSPA evolution and LTE : Clock-rate scaling from 75MHz to 300MHz Clock rate and power can also scale with signal conditions High SNR (light signal processing) to low SNR (heavy signal processing) 11

12 Peripheral APB Bus System AXI Bus Bridge Bridge Ardbeg VSP Ardbeg VSP Bitrate, Mbps Power & Performance Scalability The same architecture will scale up or down Modem Compute Engine TCM ARM CPU CACHE Bridge Sequencer VSP Sub-system Datapath Register bank VLIW Controller I-TCM D-TCM DBG CTL Datapath Register bank VLIW Controller I-TCM D-TCM DBG CTL Higher clock rate More memory More processing resources: Multi-core / Multi-way GSM GPRS 200MOp/s HSPA+ 20GOp/s HSPA 5GOp/s LTE-A 1Gbps 300GOp/s LTE 50GOp/s Timing and Slow Clock Unit Interrupt Ctl System RAM Bus Interface Unit Bus Interface Unit Multilayer Vector Interconnect Shared Memory VDMA Power Control Control 32b Watchdog Timers Data 128b HARQ Memory Turbo RF IF System DMA ARM VSP Coresight JTAG Trace Lower clock rate Less memory Less processing resources: Multi-core / Multi-way Modem requirements drive Power Performance and Area PPA drives silicon implementation and process choice 12

13 A System Solution for SDM Development Partitioning Applications Modem specific operation Software Hardware Generic s/w execution environment Protocol Plane Layers 2, 3, 4 Protocol Stack Protocol Processor System Control Plane Layer 1 SDM-OS Data Plane Physical Layer PHY Kernel Library Modem Compute Engine Control Processor Sequence Processor Data Processor Design Environment System SDK Kernel SDK System integration & modelling PHY coding & optimisation Common Infrastructure The Soft Modem External Software Domain RF 13

14 Platform Resources Operating System API Development Partitioning Protocol Stack System simulation, visualisation and validation LL1-PhyL1 CPHY Logical Layer 1 PHY Layer 1 Operational control and management OS-like device management and service provision PHY Control RF Driver PHY Sequences Sub-frame flow control and sequencing of PHY operations PHY Kernels PHY C-code source compilation, profiling and optimisation Re-validation against reference models Seamless development flow from modem design through implementation and validation is key 14

15 Traditional Modem Design Flow System Analysis & Modelling Logical L1 Design Software Layer 1 Dev. Software Sw revision Standards Req s & Spec s Algorithm Design & Modelling Functional partition Subframe Sequencing H/w & S/w Signal Processing Hardware Sub-frame Software FPGA Dev. Hardware Integration and Test RTL Redesign for ASIC ASIC Verif., Fab & Test Integration and Test IOT Design Implement Re-Implement Time 15

16 SDM Design Flow PPA scaling RTL Design for ASIC ASIC Verif., Fab & Test Integrated Development Environment: System level integration Standards Req s & Spec s System Analysis & Modelling Algorithm Design & Modelling Functional partition Logical L1 Design Software Subframe Sequencing Software Signal Processing Software Develop, Integrate and Test on SDM Development Platform and Silicon IOT System Design Tools System Modelling Debug and Real-time Visualisation PHY Kernel development C Compiler Instruction Set Simulator PPA Profiling and Debug Design Implement Faster Silicon development is outside modem critical path Software-only flow allows Develop, Integrate and Test in single step 16

17 LTE Downlink Control Processing Example UML constructs for control and data flow Parameterised PHY Kernels Co-ordinated by SDM-OS and executed in real-time by SDM Sequencer 17

18 System Design Tool LTE Example PHY System Design and Capture LTE PHY Frame Sequence Symbol 0 Symbol 1 Symbol 2 Symbol 3 RF Front-End Processing OFDM Demultiplexing RFDMA Signalling Control Region Decoder Symbol 2 Front-End Processing Downlink Control Information Processing Control Region Processing 18

19 Visualisation Tool LTE Example Real Time PHY System Trace 10ms LTE Frame Real-time Trace 1ms sub-frames 1ms LTE Sub-frame Real-time Trace 1ms Sub-frame 19

20 Conclusion Strong demand for a new approach to wireless product development Faster : Time to market Flexibility : Single solution for multiple products, markets and standards Smaller : Cost of development and cost of product However, there must be no penalty Existing products must be met or bettered : Power / Cost / Size Legacy investment maintained : e.g. Protocol stack software / multi-mode Seamless design flow SDM can deliver on all of these factors Heterogeneous task optimised processing Highly parallel architecture for scalability Whole System approach to power management, programming and debug Control / Real-time scheduling / Data processing 20

Software Defined Modems for The Internet of Things. Dr. John Haine, IP Operations Manager

Software Defined Modems for The Internet of Things. Dr. John Haine, IP Operations Manager Software Defined Modems for The Internet of Things Dr. John Haine, IP Operations Manager www.cognovo.com What things? 20 billion connected devices Manufactured for global markets Low cost Lifetimes from

More information

CEVA-X1 Lightweight Multi-Purpose Processor for IoT

CEVA-X1 Lightweight Multi-Purpose Processor for IoT CEVA-X1 Lightweight Multi-Purpose Processor for IoT 1 Cellular IoT for The Massive Internet of Things Narrowband LTE Technologies Days Battery Life Years LTE-Advanced LTE Cat-1 Cat-M1 Cat-NB1 >10Mbps Up

More information

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous

More information

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content

More information

Growth outside Cell Phone Applications

Growth outside Cell Phone Applications ARM Introduction Growth outside Cell Phone Applications ~1B units shipped into non-mobile applications Embedded segment now accounts for 13% of ARM shipments Automotive, microcontroller and smartcards

More information

Mobile Broadband Comparison. CDMA Development Group March 2008

Mobile Broadband Comparison. CDMA Development Group March 2008 Mobile Broadband Comparison CDMA Development Group March 2008 Assumptions and Notes for the Technology Comparison This document compares the performance of existing and future mobile communications systems

More information

Fujitsu System Applications Support. Fujitsu Microelectronics America, Inc. 02/02

Fujitsu System Applications Support. Fujitsu Microelectronics America, Inc. 02/02 Fujitsu System Applications Support 1 Overview System Applications Support SOC Application Development Lab Multimedia VoIP Wireless Bluetooth Processors, DSP and Peripherals ARM Reference Platform 2 SOC

More information

5g for connected industries

5g for connected industries 5g for connected industries Johan Torsner Research Manager Ericsson Finland Page 1 5G Use Cases P??? Broadband experience everywhere anytime Mass market personalized media and gaming Meters and sensors,

More information

The Nios II Family of Configurable Soft-core Processors

The Nios II Family of Configurable Soft-core Processors The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture

More information

Designing an efficient LTE-Advanced modem architecture with ARM Cortex -R7 MPCore and CEVA XC4000 processors

Designing an efficient LTE-Advanced modem architecture with ARM Cortex -R7 MPCore and CEVA XC4000 processors Designing an efficient LTE-Advanced modem architecture with ARM Cortex -R7 MPCore and CEVA XC4000 processors David Maidment - Mobile Segment Manager, ARM Chris Turner - Senior Product Manager, ARM Eyal

More information

Connect your IoT device: Bluetooth 5, , NB-IoT

Connect your IoT device: Bluetooth 5, , NB-IoT Connect your IoT device: Bluetooth 5, 802.15.4, NB-IoT Prithi Ramakrishnan Arm TechTalk 2017 IoT connectivity technologies Multiple standards, different applications Throughput Unlicensed >100Mbps Wi-Fi

More information

High performance and efficient single-chip small cell base station SoC

High performance and efficient single-chip small cell base station SoC High performance and efficient single-chip small cell base station SoC Kin-Yip Liu Cavium, Inc. kliu@cavium.com Hot Chips 24, August 2012 Presentation Overview Base station processing overview Why small

More information

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction

More information

Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye

Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400

More information

Combining Arm & RISC-V in Heterogeneous Designs

Combining Arm & RISC-V in Heterogeneous Designs Combining Arm & RISC-V in Heterogeneous Designs Gajinder Panesar, CTO, UltraSoC gajinder.panesar@ultrasoc.com RISC-V Summit 3 5 December 2018 Santa Clara, USA Problem statement Deterministic multi-core

More information

LTE : The Future of Mobile Broadband Technology

LTE : The Future of Mobile Broadband Technology LTE : The Future of Mobile Broadband Technology Erick Setiawan tukangbajaksawah@gmail.com 1 Become a necessity today, where the wireless broadband technology needed to meet increasing expectations in terms

More information

Mobile WiMAX in the Evolving Wireless Broadband Landscape

Mobile WiMAX in the Evolving Wireless Broadband Landscape Mobile WiMAX in the Evolving Wireless Broadband Landscape TECHNOLOGY BACKGROUNDER Introduction Even with the surprising variety of wireless broadband technologies available today, Mobile WiMAX (IEEE 802.16e)

More information

NS115 System Emulation Based on Cadence Palladium XP

NS115 System Emulation Based on Cadence Palladium XP NS115 System Emulation Based on Cadence Palladium XP wangpeng 新岸线 NUFRONT Agenda Background and Challenges Porting ASIC to Palladium XP Software Environment Co Verification and Power Analysis Summary Background

More information

The Challenges of System Design. Raising Performance and Reducing Power Consumption

The Challenges of System Design. Raising Performance and Reducing Power Consumption The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software

More information

OCP Engineering Workshop - Telco

OCP Engineering Workshop - Telco OCP Engineering Workshop - Telco Low Latency Mobile Edge Computing Trevor Hiatt Product Management, IDT IDT Company Overview Founded 1980 Workforce Approximately 1,800 employees Headquarters San Jose,

More information

SIMULTANEOUS BASEBAND PROCESSING CONSIDERATIONS IN A MULTI-MODE HANDSET USING THE SANDBLASTER BASEBAND PROCESSOR

SIMULTANEOUS BASEBAND PROCESSING CONSIDERATIONS IN A MULTI-MODE HANDSET USING THE SANDBLASTER BASEBAND PROCESSOR SIMULTANEOUS BASEBAND PROCESSING CONSIDERATIONS IN A MULTI-MODE HANDSET USING THE SANDBLASTER BASEBAND PROCESSOR Babak Beheshti, b.beheshti@ieee.org Sanjay Jinturkar, Sandbridge Technologies, sanjay.jinturkar@sandbridgetech.com

More information

Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015

Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015 Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software

More information

Connect Your IoT Device: Bluetooth 5, , NB-IoT

Connect Your IoT Device: Bluetooth 5, , NB-IoT Connect Your IoT Device: Bluetooth 5, 802.15.4, NB-IoT Craig Tou Business Development Manager, Arm Arm Tech Symposia 2017, Taipei IoT Devices - Everything Connects New classes of connectivity for a new

More information

Versal: AI Engine & Programming Environment

Versal: AI Engine & Programming Environment Engineering Director, Xilinx Silicon Architecture Group Versal: Engine & Programming Environment Presented By Ambrose Finnerty Xilinx DSP Technical Marketing Manager October 16, 2018 MEMORY MEMORY MEMORY

More information

Extending the Power of FPGAs to Software Developers:

Extending the Power of FPGAs to Software Developers: Extending the Power of FPGAs to Software Developers: The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Group Page 1 Agenda The Evolution of FPGAs and FPGA Programming

More information

Chapter 5. Introduction ARM Cortex series

Chapter 5. Introduction ARM Cortex series Chapter 5 Introduction ARM Cortex series 5.1 ARM Cortex series variants 5.2 ARM Cortex A series 5.3 ARM Cortex R series 5.4 ARM Cortex M series 5.5 Comparison of Cortex M series with 8/16 bit MCUs 51 5.1

More information

HW & SW co-verification of baseband HSPA Processor with Seamless PSP

HW & SW co-verification of baseband HSPA Processor with Seamless PSP HW & SW co-verification of baseband HSPA Processor with Seamless PSP Zheng Li, Xuedong Yang, Bing Wang, Zhitao Lu, Lawrence Yang, James Gualdoni, Jagan Raghavendran Steven Swanchara, William Hinkel, Scott

More information

Copyright 2016 Xilinx

Copyright 2016 Xilinx Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building

More information

Nutaq. PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET I MONTREAL I NEW YORK I. nutaq. .com QUEBEC

Nutaq. PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET I MONTREAL I NEW YORK I. nutaq. .com QUEBEC Nutaq PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET QUEBEC I MONTREAL I NEW YORK I nutaq.com Nutaq PicoSDR Includes Nutaq OFDM Reference Design Up to 4 independent TRX, synchronized

More information

Leveraging Mobile GPUs for Flexible High-speed Wireless Communication

Leveraging Mobile GPUs for Flexible High-speed Wireless Communication 0 Leveraging Mobile GPUs for Flexible High-speed Wireless Communication Qi Zheng, Cao Gao, Trevor Mudge, Ronald Dreslinski *, Ann Arbor The 3 rd International Workshop on Parallelism in Mobile Platforms

More information

Nutaq. PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET I MONTREAL I NEW YORK I. nutaq. .com QUEBEC

Nutaq. PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET I MONTREAL I NEW YORK I. nutaq. .com QUEBEC Nutaq PicoSDR FPGA-based, MIMO-Enabled, tunable RF SDR solutions PRODUCT SHEET QUEBEC I MONTREAL I NEW YORK I nutaq.com Nutaq PicoSDR Includes Nutaq OFDM Reference Design Up to 4 independent TRX, synchronized

More information

Effective System Design with ARM System IP

Effective System Design with ARM System IP Effective System Design with ARM System IP Mentor Technical Forum 2009 Serge Poublan Product Marketing Manager ARM 1 Higher level of integration WiFi Platform OS Graphic 13 days standby Bluetooth MP3 Camera

More information

Infrastructure Test System

Infrastructure Test System Infrastructure Test System TM500 HSPA Test Mobile Data Sheet The most important thing we build is trust The industry standard test system for HSPA infrastructure development, test and demonstrations 3GPP

More information

Designing, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems

Designing, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems Designing, developing, debugging ARM and heterogeneous multi-processor systems Kinjal Dave Senior Product Manager, ARM ARM Tech Symposia India December 7 th 2016 Topics Introduction System design Software

More information

Maximize energy efficiency in a normally-off system using NVRAM. Stéphane Gros Yeter Akgul

Maximize energy efficiency in a normally-off system using NVRAM. Stéphane Gros Yeter Akgul Maximize energy efficiency in a normally-off system using NVRAM Stéphane Gros Yeter Akgul Summary THE COMPANY THE CONTEXT THE TECHNOLOGY THE SYSTEM THE CO-DEVELOPMENT CONCLUSION May 31, 2017 2 Summary

More information

Wireless Networking: An Introduction. Hongwei Zhang

Wireless Networking: An Introduction. Hongwei Zhang Wireless Networking: An Introduction Hongwei Zhang http://www.cs.wayne.edu/~hzhang Outline Networking as resource allocation A taxonomy of current practice Technical elements Outline Networking as resource

More information

A Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013

A Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013 A Closer Look at the Epiphany IV 28nm 64 core Coprocessor Andreas Olofsson PEGPUM 2013 1 Adapteva Achieves 3 World Firsts 1. First processor company to reach 50 GFLOPS/W 3. First semiconductor company

More information

Fujitsu SOC Fujitsu Microelectronics America, Inc.

Fujitsu SOC Fujitsu Microelectronics America, Inc. Fujitsu SOC 1 Overview Fujitsu SOC The Fujitsu Advantage Fujitsu Solution Platform IPWare Library Example of SOC Engagement Model Methodology and Tools 2 SDRAM Raptor AHB IP Controller Flas h DM A Controller

More information

Copyright 2014 Xilinx

Copyright 2014 Xilinx IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able

More information

Software-Defined Radios: Mobile Architectures Come Full Circle

Software-Defined Radios: Mobile Architectures Come Full Circle Software-Defined Radios: Mobile Architectures Come Full Circle Introduction Wireless communications systems have developed from simple amplitude modulation to sophisticated digital systems implementing

More information

Snapdragon S4 System on Chip

Snapdragon S4 System on Chip Snapdragon S4 System on Chip Analyst Webinar 10/19/2011 2011 QUALCOMM Incorporated. All rights reserved. 1 2011 QUALCOMM Incorporated. All rights reserved. 2 New Snapdragon Brand and Roadmap Features Overview

More information

Transcede. Jim Johnston CTO. Solving 4G Challenges for Pico, Micro and Macrocell Platforms

Transcede. Jim Johnston CTO. Solving 4G Challenges for Pico, Micro and Macrocell Platforms Transcede Solving 4G Challenges for Pico, Micro and Macrocell Platforms Jim Johnston CTO Communications Convergence Processing Mindspeed Technologies, Inc. August 24, 2010 The Next Internet Wave Mobility

More information

System-on-Chip Architecture for Mobile Applications. Sabyasachi Dey

System-on-Chip Architecture for Mobile Applications. Sabyasachi Dey System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution

More information

Pilot RCU 2.0 Release Note V10.10

Pilot RCU 2.0 Release Note V10.10 Pilot RCU 2.0 Release Note V10.10 Contents Contents 1 Introduction... 1 2 New Features... 2 New Functions... 2 Cell Lock within LTE... 2 Interoperability Test between EVDO and LTE... 2 New Supported Devices...

More information

Imagining Tomorrow's Wireless Landscape

Imagining Tomorrow's Wireless Landscape Imagining Tomorrow's Wireless Landscape Wireless Broadband Evolution Rasmus Hellberg, PhD Director, Technical Marketing Qualcomm Wireless Broadband Evolution 3G offers excellent mobile broadband today

More information

ARM Processors for Embedded Applications

ARM Processors for Embedded Applications ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or

More information

Maximizing heterogeneous system performance with ARM interconnect and CCIX

Maximizing heterogeneous system performance with ARM interconnect and CCIX Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable

More information

Datasheet TeleController TC302

Datasheet TeleController TC302 Datasheet TeleController TC302 Introduction The TC302 is a medium sized TeleController in a series of Remote Terminal Units (RTU) that Inter Act has developed for telemetry over internet. It can be used

More information

Multi-core microcontroller design with Cortex-M processors and CoreSight SoC

Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Joseph Yiu, ARM Ian Johnson, ARM January 2013 Abstract: While the majority of Cortex -M processor-based microcontrollers are

More information

Reconfigurable VLSI Communication Processor Architectures

Reconfigurable VLSI Communication Processor Architectures Reconfigurable VLSI Communication Processor Architectures Joseph R. Cavallaro Center for Multimedia Communication www.cmc.rice.edu Department of Electrical and Computer Engineering Rice University, Houston

More information

LEON4: Fourth Generation of the LEON Processor

LEON4: Fourth Generation of the LEON Processor LEON4: Fourth Generation of the LEON Processor Magnus Själander, Sandi Habinc, and Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden Tel +46 31 775 8650, Email: {magnus, sandi, jiri}@gaisler.com

More information

And MTN said: Let there be SPEED!...

And MTN said: Let there be SPEED!... And MTN said: Let there be SPEED!... MTN LTE PILOT ITNEWS Africa Dinner Brandon Gombert General Manager : Capital Projects 1 Overview The Evolution: Kanagaratnam Lambotharan MTN SA, CTO MTN s Vision Broadband

More information

ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)

ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer) ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages

More information

Age nda. Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications

Age nda. Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications N.C. Paver PhD Architect Intel Corporation Hot Chips 16 August 2004 Age nda Overview of the Intel PXA27X processor

More information

One Box Tester for LTE-Advanced UE Development

One Box Tester for LTE-Advanced UE Development Product Introduction One Box Tester for LTE-Advanced UE Development Radio Communication Analyzer MT8821C Radio Communication Analyzer MT8821C The new MT8821C is an all-in-one tester designed for RF verification

More information

Towards 5G: Advancements from IoT to mmwave Communcations. Next Generation and Standards Princeton IEEE 5G Summit May 26, 2015

Towards 5G: Advancements from IoT to mmwave Communcations. Next Generation and Standards Princeton IEEE 5G Summit May 26, 2015 Towards 5G: Advancements from IoT to mmwave Communcations Next Generation and Standards Princeton IEEE 5G Summit May 26, 2015 5G requirements and challenges 1000x network capacity 10x higher data rate,

More information

Wireless systems overview

Wireless systems overview Wireless systems overview Evolution of systems from 1G to 4G 1G, 4G major features Specifications comparison 5G communication systems Summary Wireless Systems 2016 Evolution of cellular networks WiMAX

More information

Extending the Power of FPGAs

Extending the Power of FPGAs Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of FPGAs and FPGA Programming IP-Centric Design with

More information

Software Driven Verification at SoC Level. Perspec System Verifier Overview

Software Driven Verification at SoC Level. Perspec System Verifier Overview Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to

More information

Adaptable Intelligence The Next Computing Era

Adaptable Intelligence The Next Computing Era Adaptable Intelligence The Next Computing Era Hot Chips, August 21, 2018 Victor Peng, CEO, Xilinx Pervasive Intelligence from Cloud to Edge to Endpoints >> 1 Exponential Growth and Opportunities Data Explosion

More information

Pilot Walktour (Android) V3.8 Product Overview

Pilot Walktour (Android) V3.8 Product Overview Powering Network Experience Dingli Corporation Limited Pilot Walktour (Android) V3.8 Product Overview www.dingli.com 01 Overview @Dingli (5/23/2018) DL638PV Powering Network Experience 2 Overview Powerful

More information

Considerations for SDR Implementations in Commercial Radio Networks

Considerations for SDR Implementations in Commercial Radio Networks Considerations for SDR Implementations in Commercial Radio Networks Hans-Otto Scheck Nokia Networks P.O.Box 301 FIN-00045 Nokia Group hans-otto.scheck@nokia.com ETSI Software Defined Radio (SDR) / Cognitive

More information

A Software Development and Validation Framework for SDR Platforms

A Software Development and Validation Framework for SDR Platforms A Software Development and Validation Framework for SDR Platforms Jeroen.Declerck@imec.be Outline IMEC SDR Platform Problem Statement Framework (XMSF) Implementation XMSS server Graphical logger IMEC SDR

More information

TCL Communication Technology Holdings Ltd.

TCL Communication Technology Holdings Ltd. OAI UE 5G Project Status Bruno Jechoux October 11, 2017 TCL Communication Technology Holdings Ltd. Agenda Roadmap Development Status Feature List Status Room for collaboration OAI UE Roadmap 5G 5G M-MIMO

More information

One Box Tester for LTE-Advanced UE Development

One Box Tester for LTE-Advanced UE Development Product Introduction One Box Tester for LTE-Advanced UE Development Radio Communication Analyzer MT8821C New Features Version 30.40 released in October 2016 adds the following key items. No limits on DL

More information

Real-Time Debugging Highly Integrated Embedded Wireless Devices

Real-Time Debugging Highly Integrated Embedded Wireless Devices Real-Time Debugging Highly Integrated Embedded Wireless Devices David Ruimy Gonzales, Senior Member of Technical Staff Brian Branson, Design Manager Motorola M CORE TM Technology Center Austin, Texas Introduction

More information

Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface

Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Thierry Berdah, Yafit Snir Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Agenda Typical Verification Challenges of MIPI CSI-2 SM designs IP, Sub System

More information

Session 2: 4G to 5G networks and standard releases

Session 2: 4G to 5G networks and standard releases Session 2: 4G to 5G networks and standard releases ITU Asia-Pacific Centre of Excellence Training On Traffic engineering and advanced wireless network planning 17-19 October 2018, Suva, Fiji Sami Tabbane

More information

FPGA Entering the Era of the All Programmable SoC

FPGA Entering the Era of the All Programmable SoC FPGA Entering the Era of the All Programmable SoC Ivo Bolsens, Senior Vice President & CTO Page 1 Moore s Law: The Technology Pipeline Page 2 Industry Debates on Cost Page 3 Design Cost Estimated Chip

More information

Next Generation Enterprise Solutions from ARM

Next Generation Enterprise Solutions from ARM Next Generation Enterprise Solutions from ARM Ian Forsyth Director Product Marketing Enterprise and Infrastructure Applications Processor Product Line Ian.forsyth@arm.com 1 Enterprise Trends IT is the

More information

Test and Verification Solutions. ARM Based SOC Design and Verification

Test and Verification Solutions. ARM Based SOC Design and Verification Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion

More information

Algorithm-Architecture Co- Design for Efficient SDR Signal Processing

Algorithm-Architecture Co- Design for Efficient SDR Signal Processing Algorithm-Architecture Co- Design for Efficient SDR Signal Processing Min Li, limin@imec.be Wireless Research, IMEC Introduction SDR Baseband Platforms Today are Usually Based on ILP + DLP + MP Massive

More information

Verification Futures Nick Heaton, Distinguished Engineer, Cadence Design Systems

Verification Futures Nick Heaton, Distinguished Engineer, Cadence Design Systems Verification Futures 2016 Nick Heaton, Distinguished Engineer, Cadence Systems Agenda Update on Challenges presented in 2015, namely Scalability of the verification engines The rise of Use-Case Driven

More information

SPEAr: an HW/SW reconfigurable multi processor architecture

SPEAr: an HW/SW reconfigurable multi processor architecture Welcome to the «SPEAr Age» Structured Processor Enhanced Architecture SPEAr: an HW/SW reconfigurable multi processor architecture COMPUTER PERIPHERAL GROUP Outline Economics of Moore s law and market view

More information

Introduction to ASIC Design

Introduction to ASIC Design Introduction to ASIC Design Victor P. Nelson ELEC 5250/6250 CAD of Digital ICs Design & implementation of ASICs Oops Not these! Application-Specific Integrated Circuit (ASIC) Developed for a specific application

More information

Content. New Challenges Memory and bandwidth

Content. New Challenges Memory and bandwidth Invasic Seminar March 23 2011, Erlangen Content Computing increase and power challenge in (embedded) computing Heterogeneous multi-core architectures with dedicated accelerators New paradigm e.g. invasive

More information

HSPA+ R8. February 2009

HSPA+ R8. February 2009 HSPA+ R8 February 2009 Disclaimer Nothing in this presentation is an offer to sell any of the parts referenced herein. This presentation may reference and/or show images of parts and/or devices utilizing

More information

CoreTile Express for Cortex-A5

CoreTile Express for Cortex-A5 CoreTile Express for Cortex-A5 For the Versatile Express Family The Versatile Express family development boards provide an excellent environment for prototyping the next generation of system-on-chip designs.

More information

Cycle Approximate Simulation of RISC-V Processors

Cycle Approximate Simulation of RISC-V Processors Cycle Approximate Simulation of RISC-V Processors Lee Moore, Duncan Graham, Simon Davidmann Imperas Software Ltd. Felipe Rosa Universidad Federal Rio Grande Sul Embedded World conference 27 February 2018

More information

High performance, power-efficient DSPs based on the TI C64x

High performance, power-efficient DSPs based on the TI C64x High performance, power-efficient DSPs based on the TI C64x Sridhar Rajagopal, Joseph R. Cavallaro, Scott Rixner Rice University {sridhar,cavallar,rixner}@rice.edu RICE UNIVERSITY Recent (2003) Research

More information

Takashi Shono, Ph.D. Intel 5G Tokyo Bay Summit 2017

Takashi Shono, Ph.D. Intel 5G Tokyo Bay Summit 2017 Takashi Shono, Ph.D. Intel Corporation @ 5G Tokyo Bay Summit 2017 Legal disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or

More information

Lecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT

Lecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT 1 Lecture 5: Computing Platforms Asbjørn Djupdal ARM Norway, IDI NTNU 2013 2 Lecture overview Bus based systems Timing diagrams Bus protocols Various busses Basic I/O devices RAM Custom logic FPGA Debug

More information

Snapdragon S4 System on Chip

Snapdragon S4 System on Chip Snapdragon S4 System on Chip Solutions for a New Mobile Age Reiner Klement, VP Product Marketing October, 2011 2011 QUALCOMM Incorporated. All rights reserved. 1 Snapdragon Delivers a Complete System Solution

More information

Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop

Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop Part2 Security Enclaves Tech Seminars 2017 Agenda New security technology for IoT Security Enclaves CryptoIsland

More information

/ 3GPP2-Rev C : Future Mobile Broadband Access Solution

/ 3GPP2-Rev C : Future Mobile Broadband Access Solution 802.20 / 3GPP2-Rev C : Future Mobile Broadband Access Solution PAGE 1 1 Access to Content: The Right Technology For Each Application Mobile Broadcast GPS Computing Portable devices Enterprise, home Productivity

More information

Reconfigurable Cell Array for DSP Applications

Reconfigurable Cell Array for DSP Applications Outline econfigurable Cell Array for DSP Applications Chenxin Zhang Department of Electrical and Information Technology Lund University, Sweden econfigurable computing Coarse-grained reconfigurable cell

More information

Jack Kang ( 剛至堅 ) VP Product June 2018

Jack Kang ( 剛至堅 ) VP Product June 2018 Jack Kang ( 剛至堅 ) VP Product June 2018 SiFive RISC-V Core IP Product Offering SiFive RISC-V Core IP Industry leading 32-bit and 64-bit Embedded Cores High performance 64-bit Application Cores High Performance

More information

IFX Day Secure Mobile Solutions. Dominik Bilo CMO Secure Mobile Solutions Business Group. November 16, Munich. IFX Day 2004.

IFX Day Secure Mobile Solutions. Dominik Bilo CMO Secure Mobile Solutions Business Group. November 16, Munich. IFX Day 2004. November 16, 2004 - Munich Secure Mobile Solutions Slide 1 Dominik Bilo CMO Secure Mobile Solutions Business Group Disclaimer Please note that while you are reviewing this information, this presentation

More information

RapidIO.org Update. Mar RapidIO.org 1

RapidIO.org Update. Mar RapidIO.org 1 RapidIO.org Update rickoco@rapidio.org Mar 2015 2015 RapidIO.org 1 Outline RapidIO Overview & Markets Data Center & HPC Communications Infrastructure Industrial Automation Military & Aerospace RapidIO.org

More information

TI SimpleLink dual-band CC1350 wireless MCU

TI SimpleLink dual-band CC1350 wireless MCU TI SimpleLink dual-band CC1350 wireless MCU Sub-1 GHz and Bluetooth low energy in a single-chip Presenter Low-Power Connectivity Solutions 1 SimpleLink ultra-low power platform CC2640: Bluetooth low energy

More information

On the road with 3GPP. 3GPP s Long Term Evolution and System Architecture Evolution projects

On the road with 3GPP. 3GPP s Long Term Evolution and System Architecture Evolution projects On the road with 3GPP 3GPP s Long Term Evolution and System Architecture Evolution projects 1 3GPP Evolution LTE AND SAE Francois COURAU TSG RAN Chairman 2 What 3GPP is A collaborative agreement between

More information

Does FPGA-based prototyping really have to be this difficult?

Does FPGA-based prototyping really have to be this difficult? Does FPGA-based prototyping really have to be this difficult? Embedded Conference Finland Andrew Marshall May 2017 What is FPGA-Based Prototyping? Primary platform for pre-silicon software development

More information

3G Technical Evolution as an evolving broadband solution

3G Technical Evolution as an evolving broadband solution ITU-D Regional Development Forum for the Asia Pacific Region NGN and Broadband, Opportunities and Challenges Yogyakarta, Indonesia, 27 29 July 2009 3G Technical Evolution as an evolving broadband solution

More information

Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm

Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm Engineering Director, Xilinx Silicon Architecture Group Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm Presented By Kees Vissers Fellow February 25, FPGA 2019 Technology scaling

More information

Introducing the Latest SiFive RISC-V Core IP Series

Introducing the Latest SiFive RISC-V Core IP Series Introducing the Latest SiFive RISC-V Core IP Series Drew Barbier DAC, June 2018 1 SiFive RISC-V Core IP Product Offering SiFive RISC-V Core IP Industry leading 32-bit and 64-bit Embedded Cores High performance

More information

Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors

Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Paul Ekas, DSP Engineering, Altera Corp. pekas@altera.com, Tel: (408) 544-8388, Fax: (408) 544-6424 Altera Corp., 101

More information

Flash Storage Trends & Ecosystem

Flash Storage Trends & Ecosystem Flash Storage Trends & Ecosystem Hung Vuong Qualcomm Inc. Introduction Trends Agenda Wireless Industry Trends Memory & Storage Trends Opportunities Summary Cellular Products Group (CPG) Wireless Handsets

More information

Hardware/Software Co-design

Hardware/Software Co-design Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction

More information

Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components

Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components By William Orme, Strategic Marketing Manager, ARM Ltd. and Nick Heaton, Senior Solutions Architect, Cadence Finding

More information

RISC-V Core IP Products

RISC-V Core IP Products RISC-V Core IP Products An Introduction to SiFive RISC-V Core IP Drew Barbier September 2017 drew@sifive.com SiFive RISC-V Core IP Products This presentation is targeted at embedded designers who want

More information