Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s
|
|
- Ann Kelly
- 6 years ago
- Views:
Transcription
1 Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s January 2015 Jennie Grosslight Product Manager
2 Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight Gained from Logic Analyzer Techniques to address debug and validation challenges DDR Eye Scan insight DDR4 >3.1 Gb/s DIMM system - Tuning tool - Waveforms and Burst Trigger - View Initialization - Follow the initialization signal flow - Compliance and Performance Tools Successful logic analyzer probing techniques for higher data rates DDR Solution Overview, Recommendations, & Q&A Page 2
3 DDR4 and LPDDR4 Benefits DDR4 Benefits Up to 30-40% power savings over DDR3 More power control (power savings and reliability improvement) Targeting 3.2Gbps data rate (possibly higher improves bandwidth) Higher density (double # of banks) More error checking (improves reliability) Lower price than LPDDR3 (this will make DDR4 attractive to some mobile applications). LPDDR4 Benefits Up to 40% power efficiency over DDR4 & greater than 40% over LPDDR3 in standby LVSTL interface with VSSQ termination Enables data rates over 3.2Gb/s Increases bandwidth per pin Single Data Rate CA signals = easier to maintain good signal integrity Page 3
4 DDR4 and LPDDR4 Design Challenges How will I maximize the benefits? Faster data rates and smaller signal swings Extreme space constraints New protocols with new features require new memory controllers Memory controllers must be smarter Power management features need to be understood to optimize systems. Risk that systems will not behave as designed Maintaining signal integrity at higher data rates with smaller signal swings is a significant challenge Page 4
5 Capturing DDR4 and LPDDR4 at Higher Data Rates DQ capture over 2400Mb/s is particularly challenging Data Rate (Mb/s) LPDDR Majority new designs will be in this range DDR4 DDR Mb/s 1500 LPDDR Page 5
6 Data Rate DDR4 and LPDDR4 Challenges Data Valid Windows Shrinking Data Rates Increasing Signal swing decreasing Signal integrity variations between systems Read DDR Read DDR Read DDR DDR4 3120, 2400 and 1600 eyes were less than 200mV at the DDR4 interposer! Read DDR Data valid windows scanned on U4154B logic analyzers with FS2510 DDR4 DIMM interposer on different DDR4 targets Page 6
7 Breakthrough capture of DDR4 or LPDDR4 at highest data rates Proven DDR4 capture >3.1Gb/s Proven LPDDR4 capture at 3.2Gb/s U4154B system configuration for DDR4 DIMM capture over 2.5Gb/s: 3 modules M9505A chassis M9536A embedded controller FS2510 DDR4 DIMM Interposer (with FS1070 kit for DDR4 > 2.5Gb/s) U4154B system configurations vary for DDR2/3/4 and LPDDR/2/3/4 technologies and probing use models. Page 7
8 Insight Gained from Logic Analyzer Timing modes See when events happen Asynchronous to system under test High Resolution is most useful >2400Mb/s State mode Follow signal flow see what happened Synchronous to clock from system Enables most powerful SW tools DDR eye scan mode eye diagrams Unique qualified views of all ADD/CMD/DQ/DQS Page 8 Sept 18, 2012
9 Benefit: Highest Confidence in Measurement Accuracy Superior Insight into Bus Level Signal Integrity Quickly view signals relative to each other Complete view of address and data lines Bus Level Signal Integrity Insight Overlay mode Signal Trace Mode Capture data valid windows 100 ps by 100 mv Page 9
10 Validate and Debug DDR3/4 or LPDDR3/4 Powerful system for test and validation High Resolution around trigger event Timing Zoom State Mode functional Validation Synchronous to clock in system under test Up to 200M deep traces Industry deepest logic analyzer trace on DDR/LPDDR data State Waveforms Page 10
11 Achieve Greater Insight Faster Full Suite of Software Productivity Tools Compliance Testing DDR2/3/4 and LPDDR/2/3/4 System Performance Analysis DDR2/3/4 and LPDDR/2/3/4 Real Time and Custom Violation Measurements Memory and General Purpose Applications DDR and LPDDR Decoder Tools Protocol Decoding and Insight State Waveforms Page 11
12 Insight Gained from Logic Analyzer LPDDR4 - Speed Change Active 1-2 sequence Clock turns on for 6 cycles before CKE enabled CA, BA, DQ, and DQS low unless driven high LPDDR4 Timing Zoom waveform entering slower speed Page 12
13 Insight Gained from Logic Analyzer Follow the LPDDR4 signal flow Decoder output from State mode trace in listing view Active 1-2 sequence Data captured on rising and falling edges when over 2.5Gb/s Row and Column address decoded Data Burst of 16 Page 13
14 Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight Gained from Logic Analyzer Techniques to address debug and validation challenges DDR Eye Scan insight DDR4 >3.1 Gb/s DIMM system - Tuning tool - Waveforms and Burst Trigger - View Initialization - Follow the initialization signal flow - Compliance and Performance Tools Successful logic analyzer probing techniques for higher data rates DDR Solution Overview, Recommendations, & Q&A Page 14
15 Challenge: Eye openings on DDR4 > 3.1Gb/s Eye Scan Insight: Potential ODT setting issue. Threshold of first bit in burst has less swing than remainder of burst. Could also be ISI (inter-symbol interference) Overdriving DDR4 DRAM to 1.4V could cause damage. Next Steps: Take trace to inspect ODT operation Cross trigger scope to check for ISI Page 15
16 Challenge: System Signal Integrity DDR4 >3.1Gb/s DIMM system Eye Scan Insight: DQS2 has less swing than other DQS Next Steps: Check DQS DRAM drive strength, termination and trace routing Page 16
17 Challenge: Achieving Correct Signal Transitions Symptom: Data Corruption on DDR4 system Eye Scan Insight DDR4 Bank group 1 Transitioning incorrectly Next Steps: SW work around: Do not use BG1 = 1 Limits address space Long term: HW fix required Page 17
18 Challenge: Strobe Alignment Symptom: Data corruption on LPDDR3 system Eye Scan Insights: DQS2 & DQS3 not in alignment with DQS0 & DQS1 DQS3 pre-amble is wrong, low to high instead of High to low. Eye Scan Settings: Burst Scan, No back-to-back Next Steps: Check driver circuitry and Page SW January 2014
19 Challenge: Setting up measurements quickly Tuning tool DDR Setup Assistant Used DDR setup assistant with 10 simple steps to setup State mode measurements Page 19
20 Challenge: Triggering on sequential events at high speeds DDR4 > 3.1Gbps Waveforms and Burst Trigger (TZ) in label designates Timing Zoom, High resolution Timing waveforms State waveforms - Rising & Falling edge samples DQ 7-0 Page 20
21 Challenge: Capturing initialization sequences Example: DDR4 >3.1Gb/s Initialization 4M State Waveform, initialization sequence Trigger stores only valid commands and enough samples after a Read or Write to capture data bursts. Page 21
22 Capturing System Initialization continued Follow the initialization signal flow of DDR4 3.2Gb/s system Page 22
23 Challenge: Functional Compliance Testing Compliance and Performance Tools Compliance Tools Post process Real time Performance Analysis Provides bus statistic information. Provides histogram view on number of access at a specific memory address Page 23
24 Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight Gained from Logic Analyzer Techniques to address debug and validation challenges DDR Eye Scan insight DDR4 >3.1 Gb/s DIMM system - Tuning tool - Waveforms and Burst Trigger - View Initialization - Follow the initialization signal flow - Compliance and Performance Tools Successful logic analyzer probing techniques for higher data rates DDR Solution Overview, Recommendations, & Q&A Page 24
25 Proven Probing Techniques to Capture Highest Data Rates Industry standard interposers = Designed and available! DDR4 DIMM interposer DDR4 SODIMM Interposer DDR4 x4/x8 BGA interposer User designs probing into system under test Follow Design guidelines! Specialty probing from Keysight Joint technical effort to meet specific needs Run simulations! Soft Touch Pro Mid-Bus Probing LPDDR3 POP interposer MemCon Page 25
26 DDR4 Interposers FS2510 Proven DDR4 >3.1Gb/s simultaneous Read and Write capture with FS1070 conversion kit Ease of connection Direct connect to U4154B Low profile - Minimal loading FS2510: DDR4 DIMM interposer Support UDIMM or RDIMM Timing and State analysis Support DDR Setup Assistant and DDR Eye Scan FS2512B: DDR SODIMM interposer Page 26
27 DDR4 x4/x8 BGA Interposer W4633A Designed for DDR4 < and > 2400 Three flex wings: Bend up to 180 deg Recommended bend radius of 1.27MM if flex is bent at rigid portion of interposer ZIF doors and GND plane on back side of wings Requires two E5849A DDR4 ZIF cables MemCon Page 27 Aug 6, 2013
28 DDR4 BGA Interposer Side View with Riser Riser, Interposer, and DRAM stack up: DRAM Interposer Riser or optional socket PC Board Page 28
29 Probing Techniques: U4154B State Mode > 2.5Gb/s Considerations for designing mid-bus probing SW configurations are different for < > 2.5Gb/s Because trigger sequencer operates up to 2.5GHz Below 2.5Gb/s clock U4154B using both edges of CK0 Above 2.5Gb/s clock U4154B using one edge of CK0 Dual sample mode used for DQ Rising edge and falling edge samples Double probing of DQ signals used for simultaneous R/W data capture with independent thresholds For > 2.5Gb/s - Use Rising and Falling Read / Write Data labels in waveform Decoder re-assembles Rising and Falling samples Above 2.5Gb/s State mode capture of CK0, CK1, and DQS don t toggle They are only sampled once on each clock cycle. Timing Zoom and DDR eye scan used to view CK0, CK1, and DQS Page 29
30 Probing Techniques: U4154B State Mode > 2.5Gb/s Considerations for designing mid-bus probing continued Run simulations on entire system with and without probing. Ensure loading on system will be tolerated Ensure adequate eye for logic analyzer data valid window (minimum 100ps x 100mV for Keysight U4154B) Ensure signal routing meets logic analyzer requirements Clock routed to clock input Clock qualifier (CKE) routing into clock qualifier inputs Route RESET to clock input on Pod 7 of clocking module as clock qualifier Page 30
31 Probing Techniques: U4154B State Mode > 2.5Gb/s Considerations for designing mid-bus probing continued Use Keysight DDR Config Creator Tool to simplify and ensure: Proper labels for SW tools, DDR triggers and DDR setup assistant Proper scan windows for State mode Provides scan triggers for State mode setting sample positions Page 31
32 Probing Techniques: U4154B State Mode > 2.5Gb/s Mid-Bus Routing Recommendations Placing the Soft Touch connectors close to the DRAM generally provides better eyes than mid-bus: Drivers in the DRAM are typically weaker than the Memory controller drivers Location near the DRAM minimizes reflections Ideal locations would be ADD/CMD/DQ Write at DRAM and DQ Read at memory controller Use flow-through routing whenever possible. Keep stubs from inner trace layers to pads (using vias) to a minimum in number and length. Stubs increase loading and reflections resulting in degraded eyes. Distance between buried Tip R and mid-bus probe will act as a low pass filter and degrade the bandwidth of signals into the logic analyzer. Page 32
33 Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight Gained from Logic Analyzer Techniques to address debug and validation challenges DDR Eye Scan insight DDR4 >3.1 Gb/s DIMM system - Tuning tool - Waveforms and Burst Trigger - View Initialization - Follow the initialization signal flow - Compliance and Performance Tools Successful logic analyzer probing techniques for higher data rates DDR Solution Overview, Recommendations, Q&A Page 33
34 Comprehensive DDR4 / LPDDR4 Insight with U4154B Connect Acquire View & Analyze DIMM / SODIMM Interposers Capture highest data rates! 4 Gb/s BGA interposers Mid-Bus & specialty Probing Capture smallest eyes! 100mV x 100ps at probe point. Sequential Triggers up to 2.5GHz or 4Gb/s! 12.5GHz Timing Zoom 256k deep Up to 200M deep traces Waveforms Listing with Decoders DDR Protocol Compliance Performance Analysis Bus Level Signal Integrity Insight Page 34
35 Solutions to succeed for DDR4 and LPDDR4 Broad coverage for DDR4 and LPDDR4 design and test solutions Physical Layer Simulation with DDR4 specific tools Physical Layer Compliance Test Measurements and Debug Functional Compliance Test Measurements and Debug Physical Layer Signal Injection U4154B system MSOX9130A Infiniium Series scope with N6462A DDR4 Compliance Software Page 35
36 Breakthrough Digital and Analog Signal Display MSO mixed signal oscilloscope One instrument with time correlated digital and analog view. Best separation of Read/Write eyes for parametric measurements. Simultaneous capture of 16 ADD/CMD and 4 DQS/DQ Page 36
37 Logic Analyzer and MSO Complementary solutions used to debug faster Features Logic Analyzer MSO Simultaneous View of Digital and Analog signals Functional validation Eye diagram display Requires an external scope, via View Scope for up to 4 analog Complete View all ADD/CMD/DQ/DQS Functional Compliance Tests Address/command/control and data validation Qualitative bus level signal integrity insight Simultaneous eye diagram displays to view all signals relative to each other. No measurement on eye One box solution with cross trigger and tight correlation. 16 ADD/CMD digital 4 DQS/DQ Analog Partial view 16 command and address (depending on number of digital channels connected). Quantitative measurements Parametric Compliance Tests Eye height and eye width measurements Page 37
38 Recommendations: Join JEDEC and download DDR4 and/or LPDDR4 Specifications for your design Follow design guidelines from chip vendors Simulate your system with and without probing Perform physical layer compliance tests with scope Perform functional layer compliance tests with logic analyzer Use both scope and logic analyzer for debug and test Page 38 MemCon Aug 6, 2013
39 Contact Keysight For more information on Keysight Technologies products, applications or services, please contact your local Keysight office. The complete list is available at: Product Selection and Configuration Assistance, Education and Training US phone: Press # then 2 Hours: 8:00am 8:00pm ET, Mon - Fri Page 39 Aug 6, 2013
40 U4154A/B DDR4 <2.5Gb/s Configuration Two U4154A/B logic analyzer modules M9502A 2 slot AXIe chassis User-supplied Host PC PCI Express Cable and adapter FS2510 DDR4 DIMM interposer with seamless cable connections to U4154A/B DDR4 System under test Logic Analyzer System SW common to: U4154A/B series series PCI Express Gen3 HDMI Page 40
DDR4 Debug and Protocol Validation Challenges. Presented by: Jennie Grosslight Memory Product Manager Agilent Technologies
DDR4 Debug and Protocol Validation Challenges Presented by: Jennie Grosslight Memory Product Manager Agilent Technologies Jan 30, 2013 Agenda: Overview of logic analysis for DDR4 Debug and Validation Examples:
More informationGet it right the first time! How to test for compliance to the LPDDR4 JEDEC Specification
Get it right the first time! How to test for compliance to the LPDDR4 JEDEC Specification Barbara Aichinger Vice President FuturePlus Systems Corporation Represented in China by Fullwise Technologies JEDEC
More informationKeysight U4164A Logic Analyzer Module
Keysight U4164A Logic Analyzer Module with Options up to 4 Gb/s State Mode and 10 GHz Timing Mode Data Sheet 02 Keysight U4164A Logic Analyzer Module - Data Sheet Table of Contents Product Description...
More informationKeysight Digital BGA Interposer Catalog
Keysight Digital BGA Interposer Catalog Keysight Technologies provides a range of Ball Grid Array (BGA) interposers, optimized for oscilloscope or logic analyzer measurements, that enable accurate testing
More informationKeysight Technologies W3630A Series DDR3 BGA Probes for Logic Analyzers and Oscilloscopes. Data Sheet
Keysight Technologies W3630A Series DDR3 BGA Probes for Logic Analyzers and Oscilloscopes Data Sheet Introduction The W3630A series DDR3 BGA probes enable probing of embedded memory DIMMs directly at the
More informationDDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers FS2512 DDR4 SO-DIMM Interposer Key Features Quick and easy connection between the 260 pin DDR4 SODIMM memory bus connector and the U4154A/B
More informationKeysight Technologies W3630A Series DDR3 BGA Probes for Logic Analyzers and Oscilloscopes. Data Sheet
Keysight Technologies W3630A Series DDR3 BGA Probes for Logic Analyzers and Oscilloscopes Data Sheet Introduction The W3630A series DDR3 BGA probes enable probing of embedded memory DIMMs directly at the
More informationDDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers FS2512 DDR4 SO-DIMM Interposer Key Features Quick and easy connection between the 260 pin DDR4 SODIMM memory bus connector and the U4164A Keysight
More informationW2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes
W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes Sheet The W2630 Series DDR2 BGA probes enable probing of embedded memory DIMMs directly at the ball grid array with Agilent logic analyzers
More informationKeysight W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes. Data Sheet
Keysight W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes Data Sheet 02 Keysight W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes - Data Sheet Features The W2630 Series
More informationW3630A Series DDR3 BGA Probes for Logic Analyzers and Oscilloscopes
W3630A Series DDR3 BGA Probes for Logic Analyzers and Oscilloscopes Data Sheet The W3630A series DDR3 BGA probes enable probing of embedded memory DIMMs directly at the ball grid array with Agilent logic
More informationMaking Your Most Accurate DDR4 Compliance Measurements. Ai-Lee Kuan OPD Memory Product Manager
Making Your Most Accurate DDR4 Compliance Measurements Ai-Lee Kuan OPD Memory Product Manager 1 Agenda DDR4 Testing Strategy Probing Analysis Tool Compliance Test Conclusion 2 DDR4 Testing Strategy 1.
More informationDDR3 DIMM Slot Interposer
DDR3 DIMM Slot Interposer DDR3 1867 Digital Validation High Speed DDR3 Digital Validation Passive 240 pin DIMM Slot Interposer Custom Designed for Agilent Logic Analyzers Compatible with Agilent Software
More informationDDR3 DIMM 2400 Interposer For use with Keysight Logic Analyzers
DDR3 DIMM 2400 Interposer For use with Keysight Logic Analyzers Improved DDR3 2400MT/s bus analysis with shortest Interposer design available System cost reduction. Direct connection to Keysight U4154A
More informationHow to Solve DDR Parametric and Protocol Measurement Challenges
How to Solve DDR Parametric and Protocol Measurement Challenges Agilent DTD Scopes and Logic Analyzer Division Copyright 2008 Agilent Technologies Solve DDR Phy & Protocol Challenges Page 11 25 September
More informationDDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers DDR3 1867 MT/s bus analysis Supports Agilent 16900-series logic analyzers Includes protocol-decode software, probe configuration software,
More informationKeysight Technologies DDR4 Functional/Protocol Debug and Analysis Reference Solution. Configuration Guide
Keysight Technologies DDR4 Functional/Protocol Debug and Analysis Reference Solution Configuration Guide 02 Keysight DDR4 Functional/Protocol Debug and Analysis Reference Solution - Configuration Guide
More informationDDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers DDR3 2133 MT/s bus analysis Supports Agilent 16900-series and U4154A logic analyzers Includes protocol-decode software, probe configuration
More informationDDR3 Mini DIMM Slot Interposer
DDR3 Mini DIMM Slot Interposer DDR3-1600 Mini DIMM Digital Validation High Speed DDR3 Digital Validation Passive 244-pin Mini DIMM Slot Interposer Compatible with Agilent Software Applications Acquisition
More informationKeysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET
Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET Test, Debug and Characterize Your DDR3 and LPDDR3 Designs Quickly and Easily The Keysight
More informationDDR Detective Probing
DDR Detective Probing For use with the FS2800 DDR Detective DIMM and SODIMM Midbus Footprint Flying Lead BGA interposer DDR4 LPDDR4 DDR3 LPDDR3 All 4 technologies DDR3, DDR4, LPDDR3 and LPDDR4 in one box
More informationKeysight W3301A LPDDR3 178-ball Rigid BGA Interposer. Data Sheet
Keysight W3301A LPDDR3 178-ball Rigid BGA Interposer Data Sheet 02 Keysight W3301A LPDDR3 178-ball Rigid BGA Interposer - Data Sheet Table of Contents Introduction... 3 The LPDDR3 BGA interposer advantage...
More informationDDR Testing:Compliance,Verify and Debug( 一 )
DDR Testing:Compliance,Verify and Debug( 一 ) Double data-rate (DDR) memory has ruled the roost as the main system memory in PCs for a long time. Of late, it's seeing more usage in embedded systems as well.
More informationAgilent 16962A 2 GHz State, 2/4/8 GHz Timing Logic Analyzer Module
Agilent 16962A 2 GHz State, 2/4/8 GHz Timing Logic Analyzer Module Data Sheet Features: State analysis up to 2 GHz and dual state analysis up to 2.5 Gb/s addresses all DDR speeds Up to 125 ps (8 GHz) timing
More informationDDR4 Design And Verification In Hyperlynx LINESIM/Boardsim
DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim Rod Strange Business Development Manager Teraspeed Consulting A Division of Samtec April 2016 Outline Objective/Goal DDR4 vs. DDR3 from the SI/PI
More informationDDR Setup Assistant. Online Help
DDR Setup Assistant Online Help Notices Agilent Technologies, Inc. 2014 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into
More informationDesigning and Verifying Future High Speed Busses
Designing and Verifying Future High Speed Busses Perry Keller Agilent Technologies Gregg Buzard December 12, 2000 Agenda Bus Technology Trends and Challenges Making the transition: Design and Test of DDR
More informationFeatures. DDR2 UDIMM w/o ECC Product Specification. Rev. 1.1 Aug. 2011
Features 240pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400 Single or Dual rank 512MB (64Meg x 64), 1GB(128 Meg x 64), 2GB (256 Meg x 64) JEDEC
More information90000 DSO/DSA Series Oscilloscopes
DDR4 Keysight Compliance Infiniium Test Bench 90000 DSO/DSA Series Oscilloscopes ADS DDR4 DesignGuide and Compliance Test Bench 1 Contents Installing the DDR4 Compliance Test Bench... 2 Prerequisites...
More informationLPDDR4 DDR Detective. LPDDR4 Detective FS2804. Key Features. For LPDDR4 Protocol, Compliance, Performance and Trace all in one tool!
LPDDR4 DDR Detective For LPDDR4 Protocol, Compliance, Performance and Trace all in one tool! Key Features Supports the NEW LPDDR4 bus protocol with options to add DDR3/4 and LPDDR3 to the same box! Analyzes
More informationMemory Solutions. Industry Trends and Solution Overview
Memory Solutions Industry Trends and Solution Overview Outline Industry Trends & Market Status Existing SDRAM Technologies DDR3, DDR3L, DDR3U DDR3 Signaling LPDDR2/LPDDR3 LPDDR3 Signaling DDR4 DDR4 Signaling
More informationKeysight 16860A Series Portable Logic Analyzers. Data Sheet
Keysight 16860A Series Portable Logic Analyzers Data Sheet Introduction Keysight s 16860A Series is the industry s highest-performance portable logic analyzer providing you the best insight so you can
More informationEffortless Burst Separation
DDR Debug Toolkit Key Features Read/Write burst separation with a push of a button Simultaneous analysis of four different measurement views View up to 10 eye diagrams with mask testing and eye measurements
More informationFeatures. DDR2 UDIMM with ECC Product Specification. Rev. 1.2 Aug. 2011
Features 240pin, unbuffered dual in-line memory module (UDIMM) Error Check Correction (ECC) Support Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400 Single or Dual rank 512MB (64Meg x 72), 1GB(128
More informationKeysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application
Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes Data Sheet 02 Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application - Data
More informationB4623 LPDDR Bus Decoder. User Guide
B4623 LPDDR Bus Decoder User Guide Notices Agilent Technologies, Inc. 2001-2014 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationMemory Interface Verification and Debug. Analog Validation Presentation
Memory Interface Verification and Debug Analog Validation Presentation Memory Validation Challenges Speed Upward trend to meet the ever increasing application needs Widely used High Speed Parallel Bus,
More informationKeysight U7233A DDR1 Compliance Test Application with LPDDR and mobile-ddr Support
Ihr Spezialist für Mess- und Prüfgeräte Keysight U7233A DDR1 Compliance Test Application with LPDDR and mobile-ddr Support For Infiniium Series Oscilloscopes Data Sheet datatec Ferdinand-Lassalle-Str.
More informationAgilent Technologies E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software for Infiniium Oscilloscopes
Agilent Technologies E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software for Infiniium Oscilloscopes Data Sheet The Agilent Technologies High- Speed Serial Data Analysis (SDA) software
More informationKeysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software
Ihr Spezialist für Mess- und Prüfgeräte Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software For Infiniium Oscilloscopes Data Sheet The Keysight Technologies, Inc. High-
More informationDatasheet. Zetta 4Gbit DDR3L SDRAM. Features VDD=VDDQ=1.35V / V. Fully differential clock inputs (CK, CK ) operation
Zetta Datasheet Features VDD=VDDQ=1.35V + 0.100 / - 0.067V Fully differential clock inputs (CK, CK ) operation Differential Data Strobe (DQS, DQS ) On chip DLL align DQ, DQS and DQS transition with CK
More informationKeysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application
Keysight Technologies U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes Data Sheet 02 Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application for
More informationTECHNOLOGY BRIEF. Double Data Rate SDRAM: Fast Performance at an Economical Price EXECUTIVE SUMMARY C ONTENTS
TECHNOLOGY BRIEF June 2002 Compaq Computer Corporation Prepared by ISS Technology Communications C ONTENTS Executive Summary 1 Notice 2 Introduction 3 SDRAM Operation 3 How CAS Latency Affects System Performance
More informationAgilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter
More informationNEX-DDR266RWM. 184-pin, 2.5V Double Data Rate (DDR) Bus Analysis Probe & Software
NEX-DDR266RWM 184-pin, 2.5V Double Data Rate (DDR) Bus Analysis Probe & Software Mirrored design of NEX-DDR266RW product that provides the ability to simultaneously monitor two DDR sockets in a target.
More informationDDR2 SDRAM UDIMM MT8HTF12864AZ 1GB
Features DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB For component data sheets, refer to Micron's Web site: www.micron.com Figure 1: 240-Pin UDIMM (MO-237 R/C D) Features 240-pin, unbuffered dual in-line memory
More informationFeatures. DDR3 UDIMM w/o ECC Product Specification. Rev. 14 Dec. 2011
Features DDR3 functionality and operations supported as defined in the component data sheet 240pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800
More informationTechnical Note Designing for High-Density DDR2 Memory
Technical Note Designing for High-Density DDR2 Memory TN-47-16: Designing for High-Density DDR2 Memory Introduction Introduction DDR2 memory supports an extensive assortment of options for the system-level
More informationDDR SODIMM Slot Interposer Flexible SODIMM Digital Validation
DDR3-2133 SODIMM Slot Interposer Flexible SODIMM Digital Validation High Speed DDR3 Digital Validation Passive 204-pin SODIMM Slot Interposer Acquisition Up to DDR3-2133+ Passive 50% Module Reduction w/mr
More informationAgilent U7231B DDR3 and LPDDR3 Compliance Test Application for Infiniium Series Oscilloscopes. Data Sheet
Agilent U7231B DDR3 and LPDDR3 Compliance Test Application for Infiniium Series Oscilloscopes Data Sheet Test, debug and characterize your DDR3 and LPDDR3 designs quickly and easily The Agilent Technologies
More informationRML1531MH48D8F-667A. Ver1.0/Oct,05 1/8
DESCRIPTION The Ramaxel RML1531MH48D8F memory module family are low profile Unbuffered DIMM modules with 30.48mm height based DDR2 technology. DIMMs are available as ECC (x72) modules. The module family
More informationAgilent W2630 Series DDR2 DRAM BGA Probe User s Guide
Agilent W2630 Series DDR2 DRAM BGA Probe User s Guide Introduction This User's Guide provides operation information for the W2630 series DDR2 DRAM BGA probe. This information also applies to the E5384A
More informationB4621 DDR Bus Decoder. User Guide
B4621 DDR Bus Decoder User Guide Notices Agilent Technologies, Inc. 2001-2014 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationMemory Interface Electrical Verification and Debug DDRA and DDR-LP4 Datasheet
Memory Interface Electrical Verification and Debug DDRA and DDR-LP4 Datasheet DDR Analysis is a standard specific solution tool for Tektronix Performance Digital Oscilloscopes (DPO7000C or DSA/DPO/MSO70000C/D/DX
More informationXilinx Answer MIG 7 Series DDR3/DDR2 - Hardware Debug Guide
Xilinx Answer 43879 MIG 7 Series DDR3/DDR2 - Hardware Debug Guide Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note
More informationIMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit)
Product Specification Rev. 1.0 2015 IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit) 1GB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M72D1SOD8AG Version: Rev.
More informationIMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit)
Product Specification Rev. 1.0 2015 IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit) 1GB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M64D1DVD8AG Version: Rev.
More informationLE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL
LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC4-2133 CL 15-15-15 General Description This Legacy device is a JEDEC standard unbuffered SO-DIMM module, based on CMOS DDR4 SDRAM technology,
More informationDDR bit SODIMM Slot Interposer w/ecc Flexible SODIMM Digital Validation
DDR3-1867 72-bit SODIMM Slot Interposer w/ecc Flexible SODIMM Digital Validation High Speed DDR3 Digital Validation Passive 204-pin 72-bit SODIMM Slot Interposer Acquisition Up to DDR3-1867+ Passive 50%
More informationOrganization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10
GENERAL DESCRIPTION The Gigaram is ECC Registered Dual-Die DIMM with 1.25inch (30.00mm) height based on DDR2 technology. DIMMs are available as ECC modules in 256Mx72 (2GByte) organization and density,
More informationFB-DIMM Commands/Data and Lane Traffic Verification
FB-DIMM Commands/Data and Lane Traffic Verification Preparing for FB-DIMM Fully buffered dual inline memory modules (FB-DIMMs) provide servers and workstations with greater memory capacities, higher operating
More informationKeysight W3301A LPDDR3 BGA Interposers. Installation Guide
Keysight W3301A LPDDR3 BGA Interposers Installation Guide Notices Keysight Technologies 2016 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationFeatures. DDR3 Registered DIMM Spec Sheet
Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin, Registered Dual In-line Memory Module (RDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800
More informationIMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit)
Product Specification Rev. 2.0 2015 IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 2.0 1 IMM64M64D1SOD16AG Version:
More informationInterfacing FPGAs with High Speed Memory Devices
Interfacing FPGAs with High Speed Memory Devices 2002 Agenda Memory Requirements Memory System Bandwidth Do I Need External Memory? Altera External Memory Interface Support Memory Interface Challenges
More informationDDR PHY Test Solution
DDR PHY Test Solution Agenda DDR Technology Overview and Roadmap DDR4 Specification Changes LPDDR3 Specification Changes Visual Triggering VET DDRA Software DDR4 Measurement Details Tektronix Probing Solution
More informationMirrored DDRHS Support
NEX-DDRHS 184-pin, 2.5V Double Data Rate (DDR) Bus Analysis Probe & Software Acquisition of DDR400/333/266/200 Address/Command, Read and Write Data Quick and easy connection between the DDR bus and a Tektronix
More informationApplication Overview. Preparing. for FB-DIMM and DDR2. Are you ready?
Preparing for FB-DIMM and Are you ready? Preparing for FB-DIMM and FB-DIMM 0 FB-DIMM 1 FB-DIMM 7 Memory Interface Southbound Traffic Northbound Traffic Clocks FB-DIMM high-speed point-to-point southbound
More informationHelp Volume Agilent Technologies. All rights reserved. Instrument: Agilent Technologies 16557D 140 MHz State/500 MHz Timing Logic Analyzer
Help Volume 1992-2002 Agilent Technologies. All rights reserved. Instrument: Agilent Technologies 16557D 140 MHz State/500 MHz Timing Logic Analyzer Agilent Technologies 16557D 140MHz State/500MHz Timing
More informationHelp Volume Agilent Technologies. All rights reserved. Instrument: Agilent Technologies 16550A Logic Analyzer
Help Volume 1992-2002 Agilent Technologies. All rights reserved. Instrument: Agilent Technologies 16550A Logic Analyzer Agilent Technologies 16550A 100 MHz State/500 MHz Timing Logic Analyzer The Agilent
More informationHigh Performance DDR4 interfaces with FPGA Flexibility. Adrian Cosoroaba and Terry Magee Xilinx, Inc.
High Performance DDR4 interfaces with FPGA Flexibility Adrian Cosoroaba and Terry Magee Xilinx, Inc AGENDA System Requirements for FPGA based systems Higher Bandwidth, Increased Flexibility, Lower Power
More informationDDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site:
DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: www.micron.com 2GB, 4GB (x64, DR): 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered
More informationNEX-DDR. 184-pin, 2.5V Double Data Rate (DDR) Bus Analysis Probe & Software
NEX-DDR 184-pin, 2.5V Double Data Rate (DDR) Bus Analysis Probe & Software Quick and easy connection between the DDR bus and a Tektronix Logic Analyzer Extender design does not require a dedicated slot
More informationDDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB
DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB, 2GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features
More informationADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits)
General Description ADQVD1B16 DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) The ADATA s ADQVD1B16 is a 256Mx64 bits 2GB(2048MB) DDR2-800(CL4) SDRAM EPP memory module, The SPD is programmed to
More informationKeysight Technologies U7231A DDR3 Compliance Test Application for Infiniium Series Oscilloscopes. Data Sheet
Keysight Technologies U7231A DDR3 Compliance Test Application for Infiniium Series Oscilloscopes Data Sheet Introduction Test, debug and characterize your DDR3 designs quickly and easily The Keysight Technologies,
More informationKeysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet
Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More information2GB DDR3 SDRAM 72bit SO-DIMM
2GB 72bit SO-DIMM Speed Max CAS Component Number of Part Number Bandwidth Density Organization Grade Frequency Latency Composition Rank 78.A2GCF.AF10C 10.6GB/sec 1333Mbps 666MHz CL9 2GB 256Mx72 256Mx8
More informationIMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit)
Product Specification Rev. 1.0 2015 IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM64M64D1DVS8AG Version:
More informationDRAM Memory Modules Overview & Future Outlook. Bill Gervasi Vice President, DRAM Technology SimpleTech
DRAM Memory Modules Overview & Future Outlook Bill Gervasi Vice President, DRAM Technology SimpleTech bilge@simpletech.com Many Applications, Many Configurations 2 Module Configurations DDR1 DDR2 Registered
More informationUsing the SODIMMDDRII667/800 NEXVu product a step by step overview with Signal Integrity Display
Applications Note Using the SODIMMDDRII667/800 NEXVu product a step by step overview with Signal Integrity Display Introduction The SODIMMDDRIINEXVu667/800 is an instrumented NEXVu SODIMM that provides
More informationStructure of Computer Systems. advantage of low latency, read and write operations with auto-precharge are recommended.
148 advantage of low latency, read and write operations with auto-precharge are recommended. The MB81E161622 chip is targeted for small-scale systems. For that reason, the output buffer capacity has been
More informationKeysight N5413B and N5413C DDR2 and LPDDR2 Compliance Test Application
Keysight N5413B and N5413C DDR2 and LPDDR2 Compliance Test Application For Infiniium 9000 and 90000 Series Oscilloscope Data Sheet 02 Keysight N5413B and N5413C DDR2 and LPDDR2 Compliance Test Application
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationOrganization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10
GENERAL DESCRIPTION The Gigaram GR2DR4BD-E4GBXXXVLP is a 512M bit x 72 DDDR2 SDRAM high density ECC REGISTERED DIMM. The GR2DR4BD-E4GBXXXVLP consists of eighteen CMOS 512M x 4 STACKED DDR2 SDRAMs for 4GB
More informationDDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site:
DDR SDRAM UDIMM MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,
More information1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.
UDIMM MT4VDDT1664A 128MB MT4VDDT3264A 256MB For component data sheets, refer to Micron s Web site: www.micron.com 128MB, 256MB (x64, SR) 184-Pin UDIMM Features Features 184-pin, unbuffered dual in-line
More informationTechnical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics
Introduction Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Point-to-point designers face many challenges when laying out a new printed circuit board (PCB). The designer
More informationElectrical Verification of DDR Memory
Electrical Verification of DDR Memory Application Note Virtually every electronic device, from smart phones to server farms, uses some form of RAM memory. Although flash NAND continues to grow because
More informationAgilent Series Portable Logic Analyzers
Agilent 16850 Series Portable Logic Analyzers Data Sheet The industry s fastest timing capture with deep memory for fast digital system debug 2.5 GHz timing capture with up to 128 M sample memory for finding
More informationDDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site:
DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB (x64, SR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin, unbuffered
More informationAn introduction to SDRAM and memory controllers. 5kk73
An introduction to SDRAM and memory controllers 5kk73 Presentation Outline (part 1) Introduction to SDRAM Basic SDRAM operation Memory efficiency SDRAM controller architecture Conclusions Followed by part
More informationDDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB
SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB 512MB, 1GB (x64, DR) 200-Pin DDR SODIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small-outline dual
More informationValidating and Debugging DDR2, DDR3 SDRAM Designs
Validating and Debugging DDR2, DDR3 SDRAM Designs - Comprehensive Test solution from Analog to Digital Validation for All DDR Versions name title Memory Design and Validation Chip/Component Design Precise
More information7. RAMCHECK OPTIONS. As we continuously develop new options, you may also want to check our web site (www.innoventions.com) for updated information.
7.0 QUICK INDEX There are various options that are available to expand RAMCHECK s capabilities. These additions include optional adapters that support SO-DIMMs, DDR and DDR2 devices, individual TSOP DDR
More informationMIPI D-PHY Multilane Protocol Triggering and Decode
MIPI D-PHY Multilane Protocol Triggering and Decode For Infiniium Series Oscilloscopes Data sheet This application is available in the following license variations. Order N8802A for a user-installed license
More informationKey Features 240-pin, dual in-line memory module (DIMM) ECC 1-bit error detection and correction. Registered inputs with one-clock delay.
C M 7 2 D D 1 0 2 4 R- X X X Key Features 240-pin, dual in-line memory module (DIMM) Ultra high density using 512 MBit SDRAM devices ECC 1-bit error detection and correction Registered inputs with one-clock
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationOptions. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC
DDR SDRAM UDIMM MT16VDDF6464A 512MB 1 MT16VDDF12864A 1GB 1 For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,
More information