Documentation in Electronic System Design

Size: px
Start display at page:

Download "Documentation in Electronic System Design"

Transcription

1 Documentation in Electronic System Design Marko Pettissalo, Nokia TP 1 NOKIA LAITE_DOC04.PPT/ / MPP Presentation Outline Background and Motivation Documentation in general Overall electronic design process and documents: Review practice Documents in different area s Design process related documentation Ways to reduce documents Summary References 2 NOKIA LAITE_DOC04.PPT/ / MPP

2 Motivation Why documentation is needed for electronics system design: required by Quality Standards like ISO9000 to make sure that designed and manufactured products are: equivalent compatibility history of product is available manufacturing is transferable globally, even to sub-contractor because HW/SW designers memory is detail limited 3 NOKIA LAITE_DOC04.PPT/ / MPP Documentation in general Documents are mainly written in English and they are usually pages and they usually have standard templates. For each document unique ID. Widely used Glossary. Documentation is done according to predefined method: Used tools / editors for word processing, graphics etc How to start a new document? How to update an existing document? How to review document? Where to put the accepted copies of the documents? Project / organization specific instructions. 4 NOKIA LAITE_DOC04.PPT/ / MPP

3 End users of documents Internal: Most common for engineers. Technically very detailed, from designer-to-designer. Engineering linguistic form; figures, tables, etc, sometimes no grammatically correct. External customers: Linguistic form created by academic wordsmiths. Representative and rich text. 5 NOKIA LAITE_DOC04.PPT/ / MPP Phases Overall Design Process Phase 0 Phase 1 Phase 2 Phase 3 Phase 4 Phase 5 Integration and 0-series Rampup Feasibility Specification Design and integration testing production Sub-processes! Design and test HW units and modules Design and test SW units, modules and programs Interim review E0 E1 E1.1 E2 E3 E4 E5 E-Milestone reviews Sub-milestone Technical review 6 NOKIA LAITE_DOC04.PPT/ / MPP

4 Review practice, Mankeli (Technical) Review and version control Document can be a draft version or an approved version Drafts are approved after review by appropriate manager. Review is organized by person, who has wrote document under review. Review group is group of technical experts and main tasks are: attempt to detect faults and discrepancies; in SW reviews, also the source should be found propose solutions for faults and discrepancies found focus on the detail of the product ensure that design guidelines, methodologies and procedures are being followed attempt to find potential risks If changes are needed to product, all needed documents must be updated and new review, approval and archiving is needed. 7 NOKIA LAITE_DOC04.PPT/ / MPP HW: HW and SW design documents Function of unit/board/module + additionally > 15 other documets are affecting to design SW: Design schematic and layout Function of SW module + Write code additionally > 15 other documents are affecting to design Ready board + additionally > 25 document + additionally > 25 document 8 NOKIA LAITE_DOC04.PPT/ / MPP

5 HW and Mechanical units & modules To design hardware module/ unit and produce the appropriate manufacturing information according to given specifications. Inputs: Product definition Product specs. Thermal simulations with generic models Critical components Risk Reduction Plan HW system design Mechanical design layout Block diagrams Product tree Initial document/drawing list Databases Requirement Specification interfaces, features, HW Test Spec./Plan Circuit diagram Parts list Layout diagram + other PCB documents Outputs Document list Functional description Block diagram Prom programming instructions Production Testing and tuning instructions Troubleshooting instructions Other special assembly and testing instructions Packing instructions for units Test report/log(s) Second source/back-up plans DFX rules and results - Approved component manufacturers - Standards, ETSI, CEPT - International and national regulations -Requirements, CE, ANSI -Field trial data 9 NOKIA LAITE_DOC04.PPT/ / MPP Detailed description of some inputs and outputs Inputs Requirement Specification states the necessary and sufficient qualities, quantities and functions in terms of functions, specific values, allowable ranges, min max electrical behavior and timing as seen from interface physical constraints power, cost, size, weight Outputs Second source/back-up plans Complete 2 nd design, which is also tested with prototypes Needed if there is a risk, which is caused by some critical component (memory, converter etc) HW Test Spec/Plan including detailed description of tested features, parameters arrangements for measurements needed measuring equipments setting for equipments 10 NOKIA LAITE_DOC04.PPT/ / MPP

6 ASIC To design digital ASICs and produce the appropriate manufacturing information according to given specifications. Inputs: Product definition Interface specs. Project Plan Test strategy Product specs. Thermal simulations with generic models Critical components Risk Reduction Plan HW system design, Mechanical design layout, block diagrams, product tree and initial document /drawing list Approved manufacturers Specification ASIC data sheet interfaces, features VHDL coding & verification ASIC Test Spec./Plan Synthesize Layout Outputs Document list Functional description Block diagram ASIC Design report ASIC Test report/log(s) Second source/back-up plans DFX rules and results Databases Databases Re-usable blocks IP blocks IC vendor information (process) Design files 11 NOKIA LAITE_DOC04.PPT/ / MPP SW To produce software based on Requirements Specifications Inputs: Product Requirement Specs. Interface Specs. Outputs Program/Project Plan Test Strategy Final Product Definition SW Functional Specifications SW Architecture Descriptions Test Plans Technology Plan System Architecture Descriptions Requirement Specification interfaces, features, Test Spec./Plan SW Pre-release SW Release SW Logical/Analysis Model SW functional specs. SW internal/external interface specs. System simulation definitions System simulation test packages SW Integration Test Specs. SW Release Plan SW Packaging instructions SW Simulation env. Design SW Unit Test Specs. Draft User Documentation Package Databases Earlier designs 12 NOKIA LAITE_DOC04.PPT/ / MPP

7 Design process related documentation Requirement Request Motivation and justification Required schedule Change Request Reason for change example obsolete component. Affected organizations / / modules At the end of design project, it is good to collect empirical notes of Used time, resources etc for each design phase Planned vs. actual 13 NOKIA LAITE_DOC04.PPT/ / MPP Ways to reduce hand-written documents: Executable Specification A Specification has traditionally been on paper or an electrical equivalent. An Executable Specification is a behavioral description of a component or a system, particular function and timing as seen from objects interface when executed in a computer simulation environment. May also describe the electrical or physical aspects, like, power, size, cost and weight of intended system. May describe object at an arbitrary abstraction level such as multi-processors system, architecture, HW or SW component. 14 NOKIA LAITE_DOC04.PPT/ / MPP

8 Executable Specification Usually, system is modeled and simulated with system level simulation tool, like Matlab, COSSAP, SPW, CCSS, etc Design language ansi-c, C++, what ever When simulated system meets requirements, paper spec of system is written for HW/SW designers. System Based on paper spec, traditionally HW or SW design flow is followed. Paper spec Software ASIC vhdl verilog C ASM Integration 15 NOKIA LAITE_DOC04.PPT/ / MPP Executable Specification, cont Same Executable Specification for SW and ASIC designers e.g. systemlevel-description-language code taken as a specification. Lot of different languages developed commercially and in the academic world. No need for paper specs. Reduces Requirement Specifications and also decreasing possibility of misunderstanding of written specs. System ASIC Software vhdl verilog C ASM 16 NOKIA LAITE_DOC04.PPT/ / MPP

9 Summary Required technical writing skills at job advertisements. Also capability to read very detailed technical specs is essential. Before actual electronic design can be started, there must be several documents ready. And during design phase, even more documents are produced! New methods are increasing productivity (e.g. reducing handwritten documents) in electronic system design, like executable specification. 17 NOKIA LAITE_DOC04.PPT/ / MPP References Executable Specification n+1 pcs of Nokia Internal Documents & Training Material Krister Wikström, Uudet C- ja C++-tyylin EDA-kuvauskielet, Prosessori 3/2000 pp NOKIA LAITE_DOC04.PPT/ / MPP

Documentation in Electronic System Design Marko Pettissalo, NMP

Documentation in Electronic System Design Marko Pettissalo, NMP Documentation in Electronic System Design Marko Pettissalo, NMP 1 NOKIA LAITE03.PPT/ 4.4.2003 / MPP Topics Background End users of documents Review practice Overall design process Documents in different

More information

System Level Design Technologies and System Level Design Languages

System Level Design Technologies and System Level Design Languages System Level Design Technologies and System Level Design Languages SLD Study Group EDA-TC, JEITA http://eda.ics.es.osaka-u.ac.jp/jeita/eda/english/project/sld/index.html Problems to Be Solved 1. Functional

More information

Chapter 5: ASICs Vs. PLDs

Chapter 5: ASICs Vs. PLDs Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.

More information

01 1 Electronic Design Automation (EDA) the correctness, testability, and compliance of a design is checked by software

01 1 Electronic Design Automation (EDA) the correctness, testability, and compliance of a design is checked by software 01 1 Electronic Design Automation (EDA) 01 1 Electronic Design Automation (EDA): (Short Definition) The use of software to automate electronic (digital and analog) design. Electronic Design Automation

More information

MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증

MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor

More information

Digital System Design Lecture 2: Design. Amir Masoud Gharehbaghi

Digital System Design Lecture 2: Design. Amir Masoud Gharehbaghi Digital System Design Lecture 2: Design Amir Masoud Gharehbaghi amgh@mehr.sharif.edu Table of Contents Design Methodologies Overview of IC Design Flow Hardware Description Languages Brief History of HDLs

More information

EE595. Part VIII Overall Concept on VHDL. EE 595 EDA / ASIC Design Lab

EE595. Part VIII Overall Concept on VHDL. EE 595 EDA / ASIC Design Lab EE595 Part VIII Overall Concept on VHDL VHDL is a Standard Language Standard in the electronic design community. VHDL will virtually guarantee that you will not have to throw away and re-capture design

More information

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis

More information

01-1 Electronic Design Automation (EDA) The use of software to automate electronic (digital and analog) design.

01-1 Electronic Design Automation (EDA) The use of software to automate electronic (digital and analog) design. 01-1 Electronic Design Automation (EDA) 01-1 Electronic Design Automation (EDA): (Short Definition) The use of software to automate electronic (digital and analog) design. Electronic Design Automation

More information

Booting It Successfully For The First Time In Mainline

Booting It Successfully For The First Time In Mainline Open First Booting It Successfully For The First Time In Mainline Enric Balletbò i Serra Electronics Engineer Hardware and Linux enthusiast Kernel contributor More than 10 years of experience bringing-up

More information

Hardware in the Loop Functional Verification Methodology

Hardware in the Loop Functional Verification Methodology OMG's Third Software-Based Communications Workshop: Realizing the Vision Hardware in the Loop Functional Verification Methodology by Pascal Giard Jean-François Boland, Jean Belzile M.Ing. Student École

More information

Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC

Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top

More information

FPGA Based Digital Design Using Verilog HDL

FPGA Based Digital Design Using Verilog HDL FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology

More information

System Level Design with IBM PowerPC Models

System Level Design with IBM PowerPC Models September 2005 System Level Design with IBM PowerPC Models A view of system level design SLE-m3 The System-Level Challenges Verification escapes cost design success There is a 45% chance of committing

More information

ISE Design Suite Software Manuals and Help

ISE Design Suite Software Manuals and Help ISE Design Suite Software Manuals and Help These documents support the Xilinx ISE Design Suite. Click a document title on the left to view a document, or click a design step in the following figure to

More information

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction

More information

Design Issues in Hardware/Software Co-Design

Design Issues in Hardware/Software Co-Design Volume-2, Issue-1, January-February, 2014, pp. 01-05, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 ABSTRACT Design Issues in Hardware/Software Co-Design R. Ganesh Sr. Asst. Professor,

More information

Design Methodologies. Kai Huang

Design Methodologies. Kai Huang Design Methodologies Kai Huang News Is that real? In such a thermally constrained environment, going quad-core only makes sense if you can properly power gate/turbo up when some cores are idle. I have

More information

Making the Most of your MATLAB Models to Improve Verification

Making the Most of your MATLAB Models to Improve Verification Making the Most of your MATLAB Models to Improve Verification Verification Futures 2016 Graham Reith Industry Manager: Communications, Electronics & Semiconductors Graham.Reith@mathworks.co.uk 2015 The

More information

Evolution of CAD Tools & Verilog HDL Definition

Evolution of CAD Tools & Verilog HDL Definition Evolution of CAD Tools & Verilog HDL Definition K.Sivasankaran Assistant Professor (Senior) VLSI Division School of Electronics Engineering VIT University Outline Evolution of CAD Different CAD Tools for

More information

Altium Designer Functional Areas

Altium Designer Functional Areas Altium Designer Functional Areas Why Data Management The Idea behind Altium Designer Copyright 2013 Altium Limited Functional units of AD JK, v 2.3 2 ONE Tool for each Electronic Design Engineer What exactly

More information

Requirements Specifications & Standards

Requirements Specifications & Standards REQUIREMENTS ENGINEERING LECTURE 2014/2015 Dr. Jörg Dörr Requirements Specifications & Standards AGENDA Standards & Templates Natural Language Requirements Specification with Conceptual Models Suitable

More information

Abstraction Layers for Hardware Design

Abstraction Layers for Hardware Design SYSTEMC Slide -1 - Abstraction Layers for Hardware Design TRANSACTION-LEVEL MODELS (TLM) TLMs have a common feature: they implement communication among processes via function calls! Slide -2 - Abstraction

More information

Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany

Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation

More information

EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs)

EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) September 12, 2002 John Wawrzynek Fall 2002 EECS150 - Lec06-FPGA Page 1 Outline What are FPGAs? Why use FPGAs (a short history

More information

Outline. EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) FPGA Overview. Why FPGAs?

Outline. EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) FPGA Overview. Why FPGAs? EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) September 12, 2002 John Wawrzynek Outline What are FPGAs? Why use FPGAs (a short history lesson). FPGA variations Internal logic

More information

Digital System Design

Digital System Design Digital System Design Analog time varying signals that can take on any value across a continuous range of voltage, current or other metric Digital signals are modeled with two states, 0 or 1 underneath

More information

COE 561 Digital System Design & Synthesis Introduction

COE 561 Digital System Design & Synthesis Introduction 1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design

More information

DIGITAL DESIGN TECHNOLOGY & TECHNIQUES

DIGITAL DESIGN TECHNOLOGY & TECHNIQUES DIGITAL DESIGN TECHNOLOGY & TECHNIQUES CAD for ASIC Design 1 INTEGRATED CIRCUITS (IC) An integrated circuit (IC) consists complex electronic circuitries and their interconnections. William Shockley et

More information

Hardware describing languages, high level tools and Synthesis

Hardware describing languages, high level tools and Synthesis Hardware describing languages, high level tools and Synthesis Hardware describing languages (HDL) Compiled/Interpreted Compiled: Description compiled into C and then into binary or directly into binary

More information

Alcatel-Lucent invents and delivers the innovative networks of tomorrow.

Alcatel-Lucent invents and delivers the innovative networks of tomorrow. Alcatel-Lucent invents and delivers the innovative networks of tomorrow. Every success has its network. Alcatel-Lucent is the leading IP networking, ultra-broadband access, and cloud technology specialist.

More information

Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems

Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems A. Baghdadi, N-E. Zergainoh, W. Cesario, T. Roudier, A.A. Jerraya TIMA Laboratory - Grenoble France Arexsys, R&D - Meylan

More information

How to Simplify PCB Design

How to Simplify PCB Design How to Simplify PCB Design 1. 2. 3. 4. HOW TO SIMPLIFY AND AUTOMATE YOUR PCB ECO WORKFLOW HOW TO SIMPLIFY ROUTING WITH PIN SWAPPING HOW TO SIMPLIFY OUTPUT GENERATION WORKFLOW HOW TO SIMPLIFY CIRCUIT REPLICATION

More information

Contemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.

Contemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements. Contemporary Design We have been talking about design process Let s now take next steps into examining in some detail Increasing complexities of contemporary systems Demand the use of increasingly powerful

More information

Call: SharePoint 2013 Course Content:35-40hours Course Outline

Call: SharePoint 2013 Course Content:35-40hours Course Outline SharePoint 2013 Course Content:35-40hours Course Outline Exploring SharePoint Designer 2013 Understanding SharePoint Designer 2013 Using SharePoint Designer to Carry Out Common Tasks Understanding What's

More information

Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team

Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC

More information

HW #2 - Eagle Tutorial

HW #2 - Eagle Tutorial HW #2 - Eagle Tutorial The goal of this homework is to teach the user the basic steps of producing a switching power supply schematic and a printed circuit board using the Eagle Application. While tutorial

More information

Digital Systems Laboratory

Digital Systems Laboratory 2012 Fall CSE140L Digital Systems Laboratory by Dr. Choon Kim CSE Department UCSD 1 Welcome to CSE140L! 2 3-way Light Controller, 2-1 MUX, Majority Detector, 7- seg Display, Binary-to- Decimal converter.

More information

Architecture and Automated Design Flow for Digital Network on chip for Analog/RF Building Block Control

Architecture and Automated Design Flow for Digital Network on chip for Analog/RF Building Block Control Architecture and Automated Design Flow for Digital Network on chip for Analog/RF Building Block Control Wolfgang Eberle, PhD IMEC Bioelectronic Systems Bridging software and analog/rf Software defined

More information

Introduction to VHDL. Module #5 Digilent Inc. Course

Introduction to VHDL. Module #5 Digilent Inc. Course Introduction to VHDL Module #5 Digilent Inc. Course Background Availability of CAD tools in the early 70 s Picture-based schematic tools Text-based netlist tools Schematic tools dominated CAD through mid-1990

More information

Intro to System Generator. Objectives. After completing this module, you will be able to:

Intro to System Generator. Objectives. After completing this module, you will be able to: Intro to System Generator This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Explain why there is a need for an integrated

More information

How projects fail, why they fail and how to prevent failure. All in one easy lecture! DuRant Lewis, Atmel Corporation

How projects fail, why they fail and how to prevent failure. All in one easy lecture! DuRant Lewis, Atmel Corporation Engineering Disasters How projects fail, why they fail and how to prevent failure. All in one easy lecture! DuRant Lewis, Atmel Corporation A Night at the Whitney! Engineering Disasters Engineering Disasters

More information

Graduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE

Graduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE FPGA Design with Xilinx ISE Presenter: Shu-yen Lin Advisor: Prof. An-Yeu Wu 2005/6/6 ACCESS IC LAB Outline Concepts of Xilinx FPGA Xilinx FPGA Architecture Introduction to ISE Code Generator Constraints

More information

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous

More information

Programmable Logic Devices

Programmable Logic Devices Programmable Logic Devices INTRODUCTION A programmable logic device or PLD is an electronic component used to build reconfigurable digital circuits. Unlike a logic gate, which has a fixed function, a PLD

More information

Programmable Logic Devices HDL-Based Design Flows CMPE 415

Programmable Logic Devices HDL-Based Design Flows CMPE 415 HDL-Based Design Flows: ASIC Toward the end of the 80s, it became difficult to use schematic-based ASIC flows to deal with the size and complexity of >5K or more gates. HDLs were introduced to deal with

More information

Maximum Output Power. Tennessee Power Electronics (TPE) efficiency is a weighted power efficiency defined as:

Maximum Output Power. Tennessee Power Electronics (TPE) efficiency is a weighted power efficiency defined as: Revision summary November 2 nd Clarified wording surrounding cost limitations and submission mechanisms (through canvas). Updated PCB due date to November 5 th. Introduction The Tiny Box Competition is

More information

FAQs: Quality Systems Manual (QSM) Version 5.0

FAQs: Quality Systems Manual (QSM) Version 5.0 General FAQs: Quality Systems Manual (QSM) Version 5.0 1. Why was client changed to "customer" and "documents" to "records" throughout the QSM? The changes were due to ISO requirements, but in general

More information

Model-Based Design: Design with Simulation in Simulink

Model-Based Design: Design with Simulation in Simulink Model-Based Design: Design with Simulation in Simulink Ruth-Anne Marchant Application Engineer MathWorks 2016 The MathWorks, Inc. 1 2 Outline Model-Based Design Overview Modelling and Design in Simulink

More information

LSN 6 Programmable Logic Devices

LSN 6 Programmable Logic Devices LSN 6 Programmable Logic Devices Department of Engineering Technology LSN 6 What Are PLDs? Functionless devices in base form Require programming to operate The logic function of the device is programmed

More information

Python for Verification!

Python for Verification! Python for Verification! Donald McCarthy 23 April 2018 - restricted - Who is this guy? I First learnt to program in 1975 on a minicomputer, by sneaking into Trent Polytechnic when I was 15 I ve programmed

More information

EE 4755 Digital Design Using Hardware Description Languages

EE 4755 Digital Design Using Hardware Description Languages EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 3316R P. F. Taylor Hall 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html

More information

Technical Writing Process An Overview

Technical Writing Process An Overview techitive press Technical Writing Process An Overview Tenneti C S techitive press Copyrights Author: Chakravarthy Srinivas Tenneti Book: Technical Writing Process: An Overview Techitive.com 2013 All rights

More information

VHDL. Chapter 1 Introduction to VHDL. Course Objectives Affected. Outline

VHDL. Chapter 1 Introduction to VHDL. Course Objectives Affected. Outline Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1-1 Course Objectives Affected Write functionally correct and well-documented VHDL code, intended for either simulation or synthesis, of any combinational

More information

9360 Apollo. Service Schematic. Rev.003 Oct WHAT'S NEW ABOUT VERSION. New Design by Team Tiroid Flasher

9360 Apollo. Service Schematic. Rev.003 Oct WHAT'S NEW ABOUT VERSION. New Design by Team Tiroid Flasher Service Schematic Rev.003 Oct.11.2013 WHAT'S NEW This scheme has been merged so one between diagram and schematic circuit. With a better display than the previous scheme. With a more regular arrangement.

More information

Lecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration

Lecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration TKT-1426 Digital design for FPGA, 6cp Fall 2011 http://www.tkt.cs.tut.fi/kurssit/1426/ Tampere University of Technology Department of Computer Systems Waqar Hussain Lecture Contents Lecture 1: Introduction

More information

Work Break Down Structure

Work Break Down Structure Work Break Down Structure Work Breakdown Structure (WBS) Start Time End Time Allocated Person(s) Project Initiation 1/29/03 1/31/03 Project Abstract 1/29/03 1/31/03 Alex and Geoconda Group Formation 1/29/03

More information

Serial Adapter for I 2 C / APFEL and 8 channel DAC ASIC

Serial Adapter for I 2 C / APFEL and 8 channel DAC ASIC Serial Adapter for I 2 C / APFEL and 8 channel DAC ASIC GSI Helmholtzzentrum für Schwerionenforschung GmbH Experiment Electronics Department December 5, 2016 Outline 1 Motivation 2 3 Motivation Currently

More information

RTL Coding General Concepts

RTL Coding General Concepts RTL Coding General Concepts Typical Digital System 2 Components of a Digital System Printed circuit board (PCB) Embedded d software microprocessor microcontroller digital signal processor (DSP) ASIC Programmable

More information

FPGA-Based Rapid Prototyping of Digital Signal Processing Systems

FPGA-Based Rapid Prototyping of Digital Signal Processing Systems FPGA-Based Rapid Prototyping of Digital Signal Processing Systems Kevin Banovic, Mohammed A. S. Khalid, and Esam Abdel-Raheem Presented By Kevin Banovic July 29, 2005 To be presented at the 48 th Midwest

More information

THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS

THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS SystemC / SystemC AMS based Simulation and Modeling Technologies Outline COSIDE Today COSIDE 2.0 COSIDE Future 2 Management Summary Combination of analog

More information

Design and Verification of FPGA Applications

Design and Verification of FPGA Applications Design and Verification of FPGA Applications Giuseppe Ridinò Paola Vallauri MathWorks giuseppe.ridino@mathworks.it paola.vallauri@mathworks.it Torino, 19 Maggio 2016, INAF 2016 The MathWorks, Inc. 1 Agenda

More information

Codegenerierung für Embedded Systeme leicht gemacht So geht s!

Codegenerierung für Embedded Systeme leicht gemacht So geht s! Codegenerierung für Embedded Systeme leicht gemacht So geht s! Tobias Kuschmider MathWorks München, 9.07.2014 2014 The MathWorks, Inc. 1 Agenda Model-Based Design An Introduction Use of Production Code

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits

More information

Reverse Engineering: Printed Circuit Boards Rev II

Reverse Engineering: Printed Circuit Boards Rev II Reverse Engineering: Printed Circuit Boards Rev II DR. T A R E K A. T U T U N J I R E V E R S E E N G I N E E R I N G P H I L A D E L P H I A U N I V E R S I T Y, J O R D A N 2 0 1 5 References PCB Reverse

More information

ECE 448 Lecture 15. Overview of Embedded SoC Systems

ECE 448 Lecture 15. Overview of Embedded SoC Systems ECE 448 Lecture 15 Overview of Embedded SoC Systems ECE 448 FPGA and ASIC Design with VHDL George Mason University Required Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 8, Overview of Embedded

More information

Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009

Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009 Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009 Ph. Armbruster Head of Data Systems Division European Space Agency - ESTEC 17 th of

More information

Prototype PCBs design session

Prototype PCBs design session Prototype PCBs design session By: Dr. Ahmed ElShafee ١ Dr. Ahmed ElShafee, ACU : Spring 2018, EEP04 Practical Applications in Electrical Before start You will be making a schematic (astable.sch) file which

More information

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS QUESTION BANK (2017-2018) Course / Branch : M.Sc-CST Semester / Year : Even / II Subject Name

More information

EE 4755 Digital Design Using Hardware Description Languages

EE 4755 Digital Design Using Hardware Description Languages EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 345 ERAD Building 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html

More information

Allegro Design Authoring

Allegro Design Authoring Create design intent with ease for simple to complex designs Systems companies looking to create new products at the lowest possible cost need a way to author their designs with ease in a shorter, more

More information

Schematic/Design Creation

Schematic/Design Creation Schematic/Design Creation D A T A S H E E T MAJOR BENEFITS: Xpedition xdx Designer is a complete solution for design creation, definition, and reuse. Overview Creating competitive products is about more

More information

System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)

System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems) Design&Methodologies Fö 1&2-1 Design&Methodologies Fö 1&2-2 Course Information Design and Methodology/ Embedded s Design (Modeling and Design of Embedded s) TDTS07/TDDI08 Web page: http://www.ida.liu.se/~tdts07

More information

Schematic & Programmable Logic Coding Standards

Schematic & Programmable Logic Coding Standards Schematic & Programmable Logic Coding Standards Using standards for electronics design schematics and programmable logic coding allows multiple people to create schematics and code with clarity and the

More information

IBM Workplace Services Express - Technical Overview and Directions. Stuart Duguid Asia Pacific Portal & Workplace Technical Lead

IBM Workplace Services Express - Technical Overview and Directions. Stuart Duguid Asia Pacific Portal & Workplace Technical Lead IBM Workplace Services Express - Technical Overview and Directions Stuart Duguid Asia Pacific Portal & Workplace Technical Lead Disclaimer The following material is directional in nature and does not imply

More information

Glossary. AHDL A Hardware Description Language, such as Verilog-A, SpectreHDL, or VHDL-A, used to describe analog designs.

Glossary. AHDL A Hardware Description Language, such as Verilog-A, SpectreHDL, or VHDL-A, used to describe analog designs. Glossary ADC, A/D Analog-to-Digital Converter. AHDL A Hardware Description Language, such as Verilog-A, SpectreHDL, or VHDL-A, used to describe analog designs. AMBA Advanced Microcontroller Bus Architecture.

More information

FPGA briefing Part II FPGA development DMW: FPGA development DMW:

FPGA briefing Part II FPGA development DMW: FPGA development DMW: FPGA briefing Part II FPGA development FPGA development 1 FPGA development FPGA development : Domain level analysis (Level 3). System level design (Level 2). Module level design (Level 1). Academical focus

More information

Mentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs. Fall 2004

Mentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs. Fall 2004 Mentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs Fall 2004 Agenda FPGA design challenges Mentor Graphics comprehensive FPGA design solutions Unique tools address the full range

More information

Hardware Software Codesign of Embedded Systems

Hardware Software Codesign of Embedded Systems Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System

More information

New Approach for Affine Combination of A New Architecture of RISC cum CISC Processor

New Approach for Affine Combination of A New Architecture of RISC cum CISC Processor Volume 2 Issue 1 March 2014 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org New Approach for Affine Combination of A New Architecture

More information

Advanced FPGA Design Methodologies with Xilinx Vivado

Advanced FPGA Design Methodologies with Xilinx Vivado Advanced FPGA Design Methodologies with Xilinx Vivado Lecturer: Alexander Jäger Course of studies: Technische Informatik Student number: 3158849 Date: 30.01.2015 30/01/15 Advanced FPGA Design Methodologies

More information

Malikarjun Avula, Emil Jovanov Electrical and Computer Engineering Department University of Alabama in Huntsville CPE 495 September 03, 2009

Malikarjun Avula, Emil Jovanov Electrical and Computer Engineering Department University of Alabama in Huntsville CPE 495 September 03, 2009 Malikarjun Avula, Emil Jovanov Electrical and Computer Engineering Department University of Alabama in Huntsville CPE 495 September 03, 2009 Agenda PCB Design Process General Guidelines Express SCH Getting

More information

Hardware Modeling. Hardware Description. ECS Group, TU Wien

Hardware Modeling. Hardware Description. ECS Group, TU Wien Hardware Modeling Hardware Description ECS Group, TU Wien Content of this course Hardware Specification Functional specification High Level Requirements Detailed Design Description Realisation Hardware

More information

Testing Digital Systems I

Testing Digital Systems I Testing Digital Systems I Lecture 1: Introduction Instructor: M. Tahoori Copyright 2011, M. Tahoori TDS I: Lecture 1 1 Today s Lecture Logistics Course Outline Introduction Copyright 2011, M. Tahoori TDS

More information

Module 10: System Integration & Planning. Introduction to I/O Elementary I/O in AVR MSI devices

Module 10: System Integration & Planning. Introduction to I/O Elementary I/O in AVR MSI devices Module 10: System Integration & Planning Introduction to I/O Elementary I/O in AVR MSI devices Introduction Introduction o There are five types of project complexity possibilities: o Purely software o

More information

Design Space Exploration Using Parameterized Cores

Design Space Exploration Using Parameterized Cores RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Design Space Exploration Using Parameterized Cores Ian D. L. Anderson M.A.Sc. Candidate March 31, 2006 Supervisor: Dr. M. Khalid 1 OUTLINE

More information

ECOM 4311 Digital Systems Design

ECOM 4311 Digital Systems Design ECOM4311 Digital Systems Design ECOM 4311 Digital Systems Design Eng. Monther busultan Computer Engineering Dept. Islamic University of Gaza genda 1. History of Digital Design pproach 2. HDLs 3. Design

More information

ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)

ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer) ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages

More information

Lecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL)

Lecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL) Lecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL) Pinit Kumhom VLSI Laboratory Dept. of Electronic and Telecommunication Engineering (KMUTT) Faculty of Engineering King Mongkut s University

More information

Status Report IBIS 4.1 Macro Working Group

Status Report IBIS 4.1 Macro Working Group Status Report IBIS 4.1 Macro Working Group IBIS Open Forum Summit July 25, 2006 presented by Arpad Muranyi, Intel IBIS-Macro Working Group Intel - Arpad Muranyi Cadence Lance Wang, Ken Willis Cisco - Mike

More information

Intelligent 3D PDF Exporter for Navisworks

Intelligent 3D PDF Exporter for Navisworks Intelligent 3D PDF Exporter for Navisworks Easy to Use Multiple Industry Uses Clash Reporting 3D PDF Exporter Combined 3D PDFs Convenient Exporting GA Drawing User Guide Version 16.1 Revision History Release

More information

Component Design. Systems Engineering BSc Course. Budapest University of Technology and Economics Department of Measurement and Information Systems

Component Design. Systems Engineering BSc Course. Budapest University of Technology and Economics Department of Measurement and Information Systems Component Design Systems Engineering BSc Course Budapest University of Technology and Economics Department of Measurement and Information Systems Traceability Platform-based systems design Verification

More information

ASIC world. Start Specification Design Verification Layout Validation Finish

ASIC world. Start Specification Design Verification Layout Validation Finish AMS Verification Agenda ASIC world ASIC Industrial Facts Why Verification? Verification Overview Functional Verification Formal Verification Analog Verification Mixed-Signal Verification DFT Verification

More information

Open Source Schematic Tools List For Java Development

Open Source Schematic Tools List For Java Development Open Source Schematic Tools List For Java Development This EDA tool is useful in drawing schematics as well as doing layout for integrated Now, the tool is part of GNU project, moreover it is developed

More information

A learning initiative for all What is it? - What does it cost? Usability Mapping. By CAT - i

A learning initiative for all What is it? - What does it cost? Usability Mapping. By CAT - i A learning initiative for all What is it? - What does it cost? Usability Mapping By CAT - i Safety and documentation cannot be separated. We will never know how much harm we prevented. We must always know

More information

Applying ISO/IEC Quality Model to Quality Requirements Engineering on Critical Software

Applying ISO/IEC Quality Model to Quality Requirements Engineering on Critical Software Applying ISO/IEC 9126-1 Quality Model to Quality Engineering on Critical Motoei AZUMA Department of Industrial and Management Systems Engineering School of Science and Engineering Waseda University azuma@azuma.mgmt.waseda.ac.jp

More information

The Power Generation Display Unit is available in two sizes as described in the following table:

The Power Generation Display Unit is available in two sizes as described in the following table: Micha www.micha.co.uk Power Generation Display Unit 801309 1. Introduction The Power Generation Display Unit is designed to display the power generated by any Power Generation system but is usually used

More information

System on Chip (SoC) Design

System on Chip (SoC) Design System on Chip (SoC) Design Moore s Law and Technology Scaling the performance of an IC, including the number components on it, doubles every 18-24 months with the same chip price... - Gordon Moore - 1960

More information

Design Document. May Logging DC Wattmeter. Team Member: Advisor : Ailing Mei. Collin Christy. Andrew Kom. Client: Chongli Cai

Design Document. May Logging DC Wattmeter. Team Member: Advisor : Ailing Mei. Collin Christy. Andrew Kom. Client: Chongli Cai Design Document May13-06 Logging DC Wattmeter Team Member: Ailing Mei Andrew Kom Chongli Cai David Hoffman Advisor : Collin Christy Client: Garmin International Qiaoya Cui 0 Table of Contents EXECUTIVE

More information