SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
|
|
- Kenneth Houston
- 5 years ago
- Views:
Transcription
1 SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) r7 SAS-2 Zero-Length Test Load Characterization 1
2 Zero-Length Test Load Provides ideal connection between compliance point and instrumentation reference plane. May consist of printed circuit board traces, connectors and cables Trace structure variations of width, length and dielectric material are typical. Test board designs need to meet impedance targets but exact effect of insertion loss is considered negligible but usually unknown Connector footprint variations are a common source of varied test board performance. Instrumentation cables vary in length, insertion loss, termination quality and type (rigid, semi-rigid, hand-formable, etc) These effects can be de-embedded when using some instrumentation but can not with most r7 SAS-2 Zero-Length Test Load Characterization 2
3 Zero-Length Test Load Misconceptions All good quality SMA cables have similar electrical characteristics If you use connector footprint provided in the standard you will meet the impedance specifications of the standard The common mode impedance of trace structures on the test fixture has no effect. Only the differential impedance is important r7 SAS-2 Zero-Length Test Load Characterization 3
4 Challenges of Characterization Some compliance points utilize connectors while others don t. How do we account for these differences? Of those that use connectors not all are the same Connector and IC component footprints dictate PCB routing methodology Must resolve the discrepancies or de-embed the PCB effects Cables Printed Circuit Board Connectors r7 SAS-2 Zero-Length Test Load Characterization 4
5 Challenges of Characterization To limit the insertion loss variations an S 21 mask is one possible approach. This approach is problematic if other parameters are less than ideal Can we make that assumption? Just how good do the other parameters have to be? Simulations can help answer this question FAIL PASS r7 SAS-2 Zero-Length Test Load Characterization 5
6 Measurement Objectives Network analyzer measurements are suited to deembedding. Frequency limitations exist with calibration structures but we may be below those limits Time domain instrumentation (oscilloscope) does not yet have the same level of de-embedding features Need to evaluate each usage case for zero-length test load and determine what specifications are necessary and appropriate r7 SAS-2 Zero-Length Test Load Characterization 6
7 Test Fixture Budgeting (Early Targets) Printed Circuit Board Cable Connectors & Footprints Insertion Loss < 3GHz < 3GHz < 3GHz Return Loss < -20dB thru 3GHz < -30dB thru 3GHz < -15dB thru 3GHz Conversion < -30dB thru 3GHz < -30dB thru 3GHz < -30dB thru 3GHz Common Mode? Not Applicable? Since most of these parameters are sensitive to interaction with other components, individual budgeting is of minimal value beyond a first guess estimate r7 SAS-2 Zero-Length Test Load Characterization 7
8 Next Actions The biggest issue is probably how to specify parameters that will yield consistent zero-length fixtures. Simulations should help. Zero-length specification should be influenced by the types of measurements to be performed in SAS-2. We must consider each type r7 SAS-2 Zero-Length Test Load Characterization 8
9 Simulation Approach Three different fixtures will be considered Case #1: Lowest insertion loss (short trace, SMA launch and bulky 24 inch instrumentation cable) Case #2: Lowest return loss (slightly longer trace, better SMA launch and thin 1 meter instrumentation cable) Case #3: 2 meter minisas (includes fixturing losses) Case#4: Mated minisas interface (slightly longer trace, same SMA launch and cable as #2) Characterize each and simulate eye diagrams to compare effects of fixtures at 3 and 6Gbps. Use 1000mV K28.5 transmitter model with fast and slow edge rates r7 SAS-2 Zero-Length Test Load Characterization 9
10 Zero-Length Fixture Insertion Loss db case1 case2 case3 case GHz r7 SAS-2 Zero-Length Test Load Characterization 10
11 Case #1, 3Gbps, Tr: 66ps Eye Height: 926mV r7 SAS-2 Zero-Length Test Load Characterization 11
12 Case #1, 3Gbps, Tr: 100ps Eye Height: 923mV r7 SAS-2 Zero-Length Test Load Characterization 12
13 Case #2, 3Gbps, Tr: 66ps Eye Height: 794mV r7 SAS-2 Zero-Length Test Load Characterization 13
14 Case #2, 3Gbps, Tr: 100ps Eye Height: 788mV r7 SAS-2 Zero-Length Test Load Characterization 14
15 Case #3, 3Gbps, Tr: 66ps Eye Height: 591mV r7 SAS-2 Zero-Length Test Load Characterization 15
16 Case #3, 3Gbps, Tr: 100ps Eye Height: 583mV r7 SAS-2 Zero-Length Test Load Characterization 16
17 Case #4, 3Gbps, Tr: 66ps Eye Height: 746mV r7 SAS-2 Zero-Length Test Load Characterization 17
18 Case #4, 3Gbps, Tr: 100ps Eye Height: 744mV r7 SAS-2 Zero-Length Test Load Characterization 18
19 Case #1, 6Gbps, Tr: 33ps Eye Height: 893mV r7 SAS-2 Zero-Length Test Load Characterization 19
20 Case #1, 6Gbps, Tr: 50ps Eye Height: 880mV r7 SAS-2 Zero-Length Test Load Characterization 20
21 Case #2, 6Gbps, Tr: 33ps Eye Height: 692mV r7 SAS-2 Zero-Length Test Load Characterization 21
22 Case #2, 6Gbps, Tr: 50ps Eye Height: 678mV r7 SAS-2 Zero-Length Test Load Characterization 22
23 Case #3, 6Gbps, Tr: 33ps Eye Height: 456mV r7 SAS-2 Zero-Length Test Load Characterization 23
24 Case #3, 6Gbps, Tr: 50ps Eye Height: 444mV r7 SAS-2 Zero-Length Test Load Characterization 24
25 Case #4, 6Gbps, Tr: 33ps Eye Height: 626mV r7 SAS-2 Zero-Length Test Load Characterization 25
26 Case #4, 6Gbps, Tr: 50ps Eye Height: 636mV r7 SAS-2 Zero-Length Test Load Characterization 26
27 Simulation Summary 3Gbps (Fast) 3Gbps (Slow) 6Gbps (Fast) 6Gbps (Slow) Case 1 926mV 923mV 893mV 880mV Case 2 794mV 788mV 692mV 678mV Case 3 591mV 583mV 456mV 444mV Case 4 746mV 744mV 636mV 626mV Gbps (Fast) 3Gbps (Slow ) 6Gbps (Fast) 6Gbps (Slow ) Case 1 Case 2 Case 3 Case 4 No pre-emphasis used r7 SAS-2 Zero-Length Test Load Characterization 27
28 Measurements with Pre-emphasis Focusing on cases 1 and 2, how do the eye height and peak-to-peak values compare for the pre-emphasis settings of 0dB, 3dB and 6dB r7 SAS-2 Zero-Length Test Load Characterization 28
29 Case #1, 3Gbps, Tr: 66ps, 3dB Eye Height / Max Eye: 690mV / 946mV r7 SAS-2 Zero-Length Test Load Characterization 29
30 Case #1, 3Gbps, Tr: 100ps, 3dB Eye Height / Max Eye: 690mV / 925mV r7 SAS-2 Zero-Length Test Load Characterization 30
31 Case #2, 3Gbps, Tr: 66ps, 3dB Eye Height / Max Eye: 649mV / 848mV r7 SAS-2 Zero-Length Test Load Characterization 31
32 Case #2, 3Gbps, Tr: 100ps, 3dB Eye Height / Max Eye: 646mV / 840mV r7 SAS-2 Zero-Length Test Load Characterization 32
33 Case #1, 6Gbps, Tr: 33ps, 3dB Eye Height / Max Eye: 686mV / 923mV r7 SAS-2 Zero-Length Test Load Characterization 33
34 Case #1, 6Gbps, Tr: 50ps, 3dB Eye Height / Max Eye: 686mV / 907mV r7 SAS-2 Zero-Length Test Load Characterization 34
35 Case #2, 6Gbps, Tr: 33ps, 3dB Eye Height / Max Eye: 622mV / 772mV r7 SAS-2 Zero-Length Test Load Characterization 35
36 Case #2, 6Gbps, Tr: 50ps, 3dB Eye Height / Max Eye: 623mV / 751mV r7 SAS-2 Zero-Length Test Load Characterization 36
37 Case #1, 3Gbps, Tr: 66ps, 6dB Eye Height / Max Eye: 493mV / 943mV r7 SAS-2 Zero-Length Test Load Characterization 37
38 Case #1, 3Gbps, Tr: 100ps, 6dB Eye Height / Max Eye: 493mV / 944mV r7 SAS-2 Zero-Length Test Load Characterization 38
39 Case #2, 3Gbps, Tr: 66ps, 6dB Eye Height / Max Eye: 473mV / 846mV r7 SAS-2 Zero-Length Test Load Characterization 39
40 Case #2, 3Gbps, Tr: 100ps, 6dB Eye Height / Max Eye: 473mV / 850mV r7 SAS-2 Zero-Length Test Load Characterization 40
41 Case #1, 6Gbps, Tr: 33ps, 6dB Eye Height / Max Eye: 481mV / 910mV r7 SAS-2 Zero-Length Test Load Characterization 41
42 Case #1, 6Gbps, Tr: 50ps, 6dB Eye Height / Max Eye: 486mV / 910mV r7 SAS-2 Zero-Length Test Load Characterization 42
43 Case #2, 6Gbps, Tr: 33ps, 6dB Eye Height / Max Eye: 463mV / 795mV r7 SAS-2 Zero-Length Test Load Characterization 43
44 Case #2, 6Gbps, Tr: 50ps, 6dB Eye Height / Max Eye: 462mV / 791mV r7 SAS-2 Zero-Length Test Load Characterization 44
45 Simulation Summary Case1 3Gbps Case1 6Gbps Case2 3Gbps Case2 6Gbps DE: 0dB (Slow) 923mV 880mV 788mV 678mV DE: 0dB (Fast) 926mV 893mV 794mV 692mV DE: 3dB (Slow) 925mV 907mV 840mV 751mV DE: 3dB (Fast) 946mV 923mV 848mV 772mV DE: 6dB (Slow) 944mV 910mV 850mV 791mV DE: 6dB (Fast) 943mV 910mV 846mV 795mV Three and six db measurements are pk-pk at eye midpoint of the emphasized bit. Zero db measurements are of the eye opening r7 SAS-2 Zero-Length Test Load Characterization 45
46 Simulation Summary Case1 3Gbps Case1 6Gbps Case2 3Gbps Case2 6Gbps DE: 0dB (Slow) DE: 0dB (Fast) DE: 3dB (Slow) DE: 3dB (Fast) DE: 6dB (Slow) DE: 6dB (Fast) Zero db results are slightly misleading r7 SAS-2 Zero-Length Test Load Characterization 46
47 Eye Height vs. Insertion Loss To better understand how insertion loss effects eye height simulations were repeated with PCB trace models. The trace structure was selected to obtain 100 ohms differential and noticeable skin effect losses. The trace length was computed to obtain 0.5 to 6dB of insertion loss at 3GHz in increments of 0.5dB Eye height measurements were made by taking approximating the average value obtained after transition bits r7 SAS-2 Zero-Length Test Load Characterization 47
48 Measurement Correlation All previous simulations utilized S-Parameter files of the interconnect. To validate the simulation results, measurements were made with using the actual hardware of case #1 and #2. Due to hardware limitations, only the 0dB cases are measured r7 SAS-2 Zero-Length Test Load Characterization 48
49 Case #1, 3Gbps, 0dB Eye Height Measured / Simulated: 890mV / 926mV r7 SAS-2 Zero-Length Test Load Characterization 49
50 Case #2, 3Gbps, 0dB Eye Height Measured / Simulated: 759mV / 794mV r7 SAS-2 Zero-Length Test Load Characterization 50
51 Case #1, 6Gbps, 0dB Eye Height Measured / Simulated: 844mV / 893mV r7 SAS-2 Zero-Length Test Load Characterization 51
52 Case #2, 6Gbps, 0dB Eye Height Measured / Simulated: 679mV / 692mV r7 SAS-2 Zero-Length Test Load Characterization 52
53 Trace Model Insertion Loss db case1 0.5dB 1dB 3dB GHz r7 SAS-2 Zero-Length Test Load Characterization 53
54 Eye Height vs. Channel Loss 100% Reduced Eye Height 90% 80% 70% 3Gbps 6Gbps 60% Channel Loss (db) (Insertion Loss Measured at 3GHz) r7 SAS-2 Zero-Length Test Load Characterization 54
55 Comparison to Nyquist for 6Gbps 100% Reduced Eye Height 90% 80% 70% 3Gbps 6Gbps 60% Channel Loss (db) (Insertion Loss Measured at 3GHz) r7 SAS-2 Zero-Length Test Load Characterization 55
56 Fixture De-embedding De-embedding appears to be a reasonable method for removing errors in near-end measurements induced by test fixtures and cables However, some level of expertise in modeling tools and the availability instrumentation that can characterize fixturing and cables is required Can we obtain a crude estimate of bit amplitude by measuring insertion loss at the Nyquist frequency and by applying fractional power x? Estimate = S 21 (Nyquist) x For this case, x = 0.72 is selected r7 SAS-2 Zero-Length Test Load Characterization 56
57 Results of Eye Height Estimation and Error Eye Height Estimated from S21 at Nyquest Estimation Error 100% 3% Reduced Eye Height 90% 80% 70% 6Gbps 3GHz Error 2% 1% 0% -1% -2% % Channel Loss (db) -3% Channel Loss (db) (Insertion Loss Measured at 3GHz) r7 SAS-2 Zero-Length Test Load Characterization 57
58 Fixture De-embedding by Estimation from Nyquist This simple sample indicates that rigorous modeling of test fixture effects may not be required in order to obtain accurate estimates of transmitter waveforms This assumption may fail if return loss effects are no longer negligible r7 SAS-2 Zero-Length Test Load Characterization 58
59 Fixture Return Loss Clearly the insertion loss is a major factor in the waveform degradation. The return loss may also be a factor. Three fixtures were measured to determine typical return loss values. Note that only the SMA launch and fixture trace are included r7 SAS-2 Zero-Length Test Load Characterization 59
60 Estimated Test Fixture Return Loss db Fixture 1 Fixture 2 Fixture 3 GHz r7 SAS-2 Zero-Length Test Load Characterization 60
61 Instrumentation Return Loss It was noted that previous return loss data neglects instrumentation return loss. To include these additional imperfections, a collection of sampling scopes, real-time sampling scopes and other SMA-connected instrumentation was characterized with a network analyzer. The scope data is divided into two groups with one having a specified bandwidth below 10GHz and the other one above r7 SAS-2 Zero-Length Test Load Characterization 61
62 Instrumentation BW < 10GHz db GHz RT Sampling 1 RT Sampling 2 RT Sampling 3 RT Sampling 4 RT Sampling 5 RT Sampling 6 RT Sampling 7 RT Sampling r7 SAS-2 Zero-Length Test Load Characterization 62
63 Instrumentation BW > 10GHz db Sampling 1 Sampling 2 Sampling 3 Sampling 4 RT Sampling 1 RT Sampling 2 RT Sampling 3 RT Sampling 4 RT Sampling 5 RT Sampling 6 RT Sampling 7 RT Sampling 8 GHz r7 SAS-2 Zero-Length Test Load Characterization 63
64 Instrumentation Return Loss From the instrumentation data, assume a flat return loss curve estimate up to 6GHz This level will then need to be added to the previous fixture estimate. Insertion loss and return loss of the fixture itself further reduce the observed return loss of combined fixture/instrumentation configuration. This will also be accounted for r7 SAS-2 Zero-Length Test Load Characterization 64
65 Estimated Combined Fixture/Instrumentation Return Loss db Fixture 1 Fixture 2-21 GHz r7 SAS-2 Zero-Length Test Load Characterization 65
66 Measured Combined Fixture/Instrumentation Return Loss db GHz Fixture1+Sampling Fixture2+Sampling r7 SAS-2 Zero-Length Test Load Characterization 66
67 Measurement Results The resonances of shorter electrical length appear to have reduced the estimated value r7 SAS-2 Zero-Length Test Load Characterization 67
68 Return Loss Magnitudes S11 (db) Reflected Power (db) Reflected Power (mag) Transferred Power (mag) Transferred Amplitude (mag) Amplitude Reduction (db) % 99.0% 99.5% % 98.2% 99.1% % 96.8% 98.4% % 94.4% 97.1% % 90.0% 94.9% r7 SAS-2 Zero-Length Test Load Characterization 68
69 Uncompensated Oscilloscope Insertion Loss The possibility that measurement errors exist due to non-ideal compensation of insertion loss at the oscilloscope front end was discussed at the last face to face. Three classes of oscilloscopes were tested RT with BW < 10GHz, RT with BW < 10GHz and an ET Scope with BW > 10GHz Amplitude error due to interconnect loss and accuracy of the sinusoidal source was deembedded by measuring connecting the signal reference point to a spectrum analyzer r7 SAS-2 Zero-Length Test Load Characterization 69
70 Measured Oscilloscope Amplitude (223mVrms Sinusoid / 0dBm) 223mVrms Sinusoidal Amplitude at Oscilloscope (Cable De-embedded) Vrms >10GHz RT <10GHz RT >10GHz ET GHz r7 SAS-2 Zero-Length Test Load Characterization 70
71 Measurement Results The traces demonstrate that some instruments do have uncompensated insertion loss that increases with frequency and will generate ISI Both RT scope traces show ~10% reduction in amplitude as the sinusoidal input is varied from 100MHz to 3GHz This approximates the entire loss profile of case #1! The measured waveform is clearly reshaped and uncompensated insertion loss should be modeled and de-embedded from the measurement r7 SAS-2 Zero-Length Test Load Characterization 71
72 07-013r7 SAS-2 Zero-Length Test Load Characterization 72
SAS-2 Internal Channel Modeling (05-276r0) Barry Olawsky Hewlett Packard r0 SAS-2 Channel Modeling 1
SAS-2 Internal Channel Modeling (05-276r0) Barry Olawsky Hewlett Packard 05-276r0 SAS-2 Channel Modeling 1 Project Goals Provide industry with data to better understand customer (hp and other OEMs) applications.
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationHigh Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable
High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain
More informationT10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study
To: T10 Technical Committee From: Barry Olawsky, HP (barry.olawsky@hp.com) Date: Subject: T10/ Revision History Revision 0 (5 January 2005) First revision Revision 1 () Second revision Further clarify
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationADS USB 3.1 Compliance Test Bench
ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation
More information802.3cb PMD and Channel. Anthony Calbone 3/14/2016
802.3cb PMD and Channel Anthony Calbone 3/14/2016 Overview The presentation introduces a single link segment for each 2.5 Gb/s and 5 Gb/s for 802.3cb This link segment is described for two different reference
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationASNT_MUX64 64Gbps 2:1 Multiplexer
ASNT_MUX64 64Gbps 2:1 Multiplexer 105ps data phase shift capability for both data inputs VCO s from 20GHz to 32.1GHz User selectable clock divide by 2 to 512 sync output for scope triggering 17ps Rise/Fall
More informationDensiShield Cable Assembly. InfiniBand Standard CX4 Standard
DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies
More informationSPICE Model Validation Report
EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationAgilent InfiniiMax III probing system
Agilent InfiniiMax III probing system Data Sheet World s highest speed and highest performing probe system Full 30 GHz bandwidth to the probe tip Industry s lowest probe and scope system noise Industry
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationAgilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary
Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Built-in S-parameter testing Easy and accurate transmission channel/media characterization Transmission lines for high speed
More informationMECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009
MECT Series Final Inch Designs in SFP+ Applications Revision Date: August 20, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group LLC COPYRIGHTS,
More informationAdvances in Measurement Based Transient Simulation
Time Domain Simulation in ADS, Slide - 1 Advances in Measurement Based Transient Simulation Presented by GigaTest Labs Gary Otonari and Orlando Bell March, 2008 1 Time Domain Simulation in ADS, Slide -
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More informationEDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk
DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,
More informationMIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination
More informationToday s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A
N5416A Automated USB 2.0 Pre-Compliance Test Solutions Today s Schedule USB 2.0 Overview USB 2.0 Compliance Testing Examples of Compliance Tests Demo of the Agilent Solution Q&A USB 2.0 Overview USB Integrators
More informationGT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report
GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationA simple method to characterize and accurately remove the effects of push-on connectors. O.J. Danzy Application Engineer
A simple method to characterize and accurately remove the effects of push-on connectors. O.J. Danzy Application Engineer Original Authors Robert Schaefer, Keysight Technologies, Inc. Reiner Oppelt, Rosenberger
More information5 GT/s and 8 GT/s PCIe Compared
5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking
More informationVirtex-6 FPGA GTX Transceiver Characterization Report
Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More informationInterconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.
Rev. 8/27/21 Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis IConnect TDR Software TDA Systems, Inc. www.tdasystems.com Outline TDR Impedance Measurements
More informationJitter Basics Lab Using SDAIII & Jitter Sim
Jitter Basics Lab Using SDAIII & Jitter Sim TUTORIAL August 1, 2012 Summary JitterSim is a math function, enabled by the Serial Data Analysis option, which allows various aspects of jitter to be simulated
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide
I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector
More informationOptical SerDes Test Interface for High-Speed and Parallel Testing
June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High
More informationPCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing
PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000
More informationAgilent InfiniiMax III probing system
Agilent InfiniiMax III probing system Data Sheet World s highest speed and highest performing probe system Full 30 GHz bandwidth to the probe tip Industry s lowest probe and scope system noise Industry
More informationDigital Pre-emphasis Processor BERTScope DPP Series Datasheet
Digital Pre-emphasis Processor BERTScope DPP Series Datasheet Overview The DPP125C is a nonlinear signal conditioner capable of adding controllable amounts of pre-emphasis to a signal. It takes in single-ended
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationAgilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes
Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs
More information40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document
40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document Last Updated: March 26, 2013 10:00am 40 and 100 Gigabit Ethernet Consortium 121 Technology
More informationAgilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm
More information1.4 mm Pitch High Frequency Differential, Coaxial PCB Probe (40 GHz)
D-COAX, Inc. Differential/Single-ended High Frequency Probe 1.4 mm Pitch High Frequency Differential, Coaxial PCB Probe (40 GHz) The DP1.4 Differential probe by D-COAX is used for high frequency PCB differential
More informationNBASE-T and IEEE802.3bz Ethernet Testing 7 MARCH 2016
NBASE-T and IEEE802.3bz Ethernet Testing Agenda Market Drivers for 2.5G/5G Ethernet Data Rates 2.5G/5G Ethernet Transmitter Test Challenges and Solutions Testing Approach for 2.5G/5G Data Rates Information/Resources
More informationHigh Speed and High Power Connector Design
High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static
More informationPI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information
Contents General Introduction How to use pin strap and I2C control External Components Requirement Layout Design Guide Power Supply Bypassing Power Supply Sequencing Equalization Setting Output Swing Setting
More informationPCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different
More informationDigital Pre-emphasis Processor BERTScope DPP Series Datasheet
Digital Pre-emphasis Processor BERTScope DPP Series Datasheet New microcontroller to provide more processing power RS-232 interface enhancement to speed up PCIe receiver equalization link training BERTScope
More informationThank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss
1 Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss a new 2mm hard metric connector that has been designed
More informationAgilent N5393B PCI Express Automated Test Application
Agilent N5393B PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2009 No part of this manual may be reproduced
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationKeysight Technologies How to Correlate USB Type-C Simulation and Measurement
Keysight Technologies How to Correlate USB Type-C Simulation and Measurement Keysight and Type-C: Create a faster path to done Application Note 02 Keysight How to Correlate USB Type-C Simulation and Measurement
More informationHigh Speed Design Testing Solutions
High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization
More informationMarch 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive
March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings
More informationAgenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car
Agenda Time Module Topics Covered 9:30 11:00 Wireless Technologies that Enable the 11:00 12:00 V2X: Car-to-X Communication (802.11 and LTE-V) Cellular, Wifi, Automotive Radar, BlueTooth, GNSS, NFC, WPC/TPS/RKE
More informationA Modular Platform for Accurate Multi- Gigabit Serial Channel Validation
A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation Presenter: Andrew Byers Ansoft Corporation High Performance Electronics: Technical Challenges Faster data rates in increasingly
More informationRT-Eye PCI Express Compliance Module Methods of Implementation (MOI)
Technical Reference RT-Eye PCI Express Compliance Module Methods of Implementation (MOI) 071-2041-00 www.tektronix.com Copyright Tektronix. All rights reserved. Licensed software products are owned by
More informationUSB 3.0 Receiver Compliance Testing
USB 3.0 Receiver Compliance Testing Methods of Implementation Using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B Digital De-Emphasis Processor, Instrument Switch, and DSA/DSO/MSO71254B
More informationAgenda TDR Measurements Using Real World Products
Agenda TDR Measurements Using Real World Products The Case for using both TDR and S-parameters Device Package Analysis - Measure Impedance -C-self Characterizing Device Evaluation Test board Measure Differential
More informationPCI Express Signal Quality Test Methodology
PCI Express Signal Quality Test Methodology Users Guide LeCroy SDA 6000 October 2003 Revision 0.7 Document Number: XXXX DISCLAIMER OF WARRANTIES THIS SPECIFICATION IS PROVIDED AS IS AND WITH NO WARRANTIES
More informationOptical Loss Budgets
CHAPTER 4 The optical loss budget is an important aspect in designing networks with the Cisco ONS 15540. The optical loss budget is the ultimate limiting factor in distances between nodes in a topology.
More informationUsing RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission
Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations
More informationIConnect SW for DSA8300* 1 Sampling Oscilloscope
IConnect SW for DSA8300* 1 Sampling Oscilloscope 80SICMX 80SICON 80SSPAR Data Sheet Easily Analyze Sources of Interconnect Jitter, Losses, Crosstalk, Reflections, and Ringing Analyze Interconnects Concurrently
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,
More informationVertical Launch Connectors
Microwave Farm s Vertical Launch Connectors are specially designed for solderless vertical PCB launch on test & measurement board. These connectors have excellent electrical transition performance up to
More informationNational Semiconductor EVK User Manual
SD356EVK Evaluation Kit Board for LMH0356 SDI Reclocker User Manual National Semiconductor EVK User Manual Introduction The LMH0356 Serial Digital Interface (SDI) reclocker is designed to recover a clean
More informationAgilent N5393C PCI Express Automated Test Application
Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2010 No part of this manual may be reproduced
More informationOptimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation
Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical
More informationUsing ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012
Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012 Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing,
More informationPI2EQX6804-ANJE Four-lane SAS/SATA ReDriver Application Information May 13, 2011
Contents General Introduction How to use pin strap and I2C control External Components Requirement Layout Design Guide Power Supply Bypassing Power Supply Sequencing Equalization Setting Output Swing Setting
More informationDisplayPort Solutions-Customer Presentation
DisplayPort Solutions-Customer Presentation DisplayPort 1.2 Spec Update Agenda DisplayPort 1.2 Overview DisplayPort Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview for DP1.2
More informationSFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features
Description The SFC2282-50 is a low pass T-filter with integrated TVS diodes. It is designed to provide bidirectional filtering of EMI/RFI signals and electrostatic discharge (ESD) protection in portable
More informationVertical Launch Connectors
Microwave Farm s are specially designed for solderless vertical PCB launch on test & measurement board. These connectors have excellent electrical transition performance up to 26.5 GHz, 40 GHz,50 GHz &
More informationVirtex-5 FPGA RocketIO GTX Transceiver Characterization Report
Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report PCI Express 2.0 (5.0 Gb/s) Electrical Gb/s) Standard Electrical Standard [optional] [optional] Xilinx is disclosing this user guide, manual,
More information100BASE-T1 EMC Test Specification for ESD suppression devices
IEEE 100BASE-T1 EMC Test Specification for ESD suppression devices Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 100BASE-T1 EMC Test Specification for ESD suppression devices Version
More informationModeling MultiGigabit FPGA Channels with Agilent ADS 2008
Modeling MultiGigabit FPGA Channels with Agilent ADS 2008 Andy Turudic Sr. Manager, High-End FPGAs Altera aturudic@altera.com Amolak Badesha Field Applications Engineer - Agilent 2008 Altera Corporation
More informationPCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1
PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004
More informationSerial ATA Gen2 Jitter Tolerance Testing
Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.
More informationRClamp0522P RClamp0524P
PROTECTION PRODUCTS - RailClamp Description RailClamps are ultra low capacitance TVS arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationMeasurement Accuracy of Vector Network Analysis. Thilo Bednorz
Measurement Accuracy of Vector Network Analysis Thilo Bednorz EDICON 2019 VNA Measurement and Accuracy Error sources occuring with VNA measurement measurement errors stochastic errors systematic errors
More informationAgilent N5410A Fibre Channel Automated Test Application
Agilent N5410A Fibre Channel Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2005 No part of this manual may be reproduced
More informationType-C Technologies and Solutions
Type-C Technologies and Solutions 2016.12.20 Gary Hsiao Project Manager Gary_Hsiao@keysight.com Agenda Type-C Overview Type-C PD Solutions USB 3.1 Simulation Solutions USB 3.1 TX/RX Solutions USB 3.1 Cable/Connector
More informationModeling of Gigabit Backplanes from Measurements
Modeling of Gigabit Backplanes from Measurements Introduction In past few years, the communication and computer industries indicate rapidly increasing demand for accurate SPICE and IBIS models that are
More informationAgilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief
Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI
More informationCost Effective Solution for Receiver Characterization
12.5 Gb/s Programmable Pattern Generator Cost Effective Solution for Receiver Characterization Product Highlights 24Mb pattern memory supports virtually any pattern Integrated two tap de-emphasis Fully
More informationSimplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title
Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol
More information11525A 11524A
8 Typical Configuration 11900A 11901A 11904A 8059A 1250-1159 1250-1748 85058-60007 11900C 11901C 11901D 11904C 11904D 8059C 1250-1462 85058-60009 1190A 1250-166 1250-174 11525A 11524A 11852B 11852B Option
More informationMAX14972 Evaluation Kit Evaluates: MAX14972
19-6165; Rev 0; 12/11 MAX14972 Evaluation Kit General Description The MAX14972 evaluation kit (EV kit) provides a proven design to evaluate the MAX14972 dual SuperSpeed USB 3.0 equalizer/redriver utilizing
More informationProposal for modeling advanced SERDES
Proposal for modeling advanced SERDES IBM, Cadence June 2006 1 CADENCE DESIGN SYSTEMS, INC. Presenters, Contributors Presenters / Contributors 1. Joe Abler IBM Systems & Technology Group High Speed Serial
More informationLVDS applications, testing, and performance evaluation expand.
Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a
More information40 AND 100 GIGABIT ETHERNET TESTING SERVICE
40 AND 100 GIGABIT ETHERNET TESTING SERVICE Clause 95 100GBASE-SR4 PMD Test Plan Version 1.1 Technical Document Last Updated: January 23, 2018 40 and 100 Gigabit Ethernet Testing Service 21 Madbury Road,
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationEXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY
EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction
More informationRClamp3328P. Low Capacitance RClamp. 8-Line Protection PRELIMINARY
PROTECTION PRODUCTS - RailClamp Description The RClamp provides low voltage ESD protection for high-speed ports. It features a high maximum ESD withstand voltage of ±25kV contact and ±3kV air discharge
More information