GateLevel Minimization. section instructor: Ufuk Çelikcan


 Noah Johnson
 3 years ago
 Views:
Transcription
1 GateLevel Minimization section instructor: Ufuk Çelikcan
2 Compleity of Digital Circuits Directly related to the compleity of the algebraic epression we use to build the circuit. Truth table may lead to different implementations Question: which one to use? Optimization techniques of algebraic epressions So far, ad hoc. Need more systematic (algorithmic) way Karnaugh (K) map technique QuineMcCluskey Espresso 2
3 Two variables: and y 4 minterms: m = y m = y m 2 = y m 3 = y TwoVariable KMap y m m m 2 m 3 y y y y y 3
4 Eample: TwoVariable KMap y F = m + m + m 2 = y + y + y F = F = F = 4
5 Remember the Shortcuts + = = + = = + y = y = [Absorption] ( + y) = y (.y) = +y [DeMorgan]
6 Eample: TwoVariable KMap y F = m + m + m 2 = y + y + y F = F = F = F = + y We can do the same optimization by combining adjacent cells. 6
7 ThreeVariable KMap yz m m m 3 m 2 m 4 m 5 m 7 m 6 Adjacent squares: they differ by only one variable, which is primed in one square and not primed in the other m 2 m 6, m 3 m 7 m 2 m, m 6 m 4 7
8 Eample: ThreeVariable KMap F (, y, z) = (2, 3, 4, 5) yz F (, y, z) = F 2 (, y, z) = (3, 4, 6, 7) yz F 2 (, y, z) = 8
9 Eample: ThreeVariable KMap F (, y, z) = (2, 3, 4, 5) yz F (, y, z) = F 2 (, y, z) = (3, 4, 6, 7) yz F 2 (, y, z) = 9
10 Eample: ThreeVariable KMap F (, y, z) = (2, 3, 4, 5) yz F (, y, z) = y + y F 2 (, y, z) = (3, 4, 6, 7) yz F 2 (, y, z) = z + yz
11 In 3Variable Karnaugh Maps alone square represents one minterm with 3 literals 2 adjacent squares represent a term with 2 literals 4 adjacent squares represent a term with literal 8 adjacent squares produce a function that is always equal to.
12 F (, y, z) = (, 2, 4, 5, 6) Eample y yz z F (, y, z) = 2
13 F (, y, z) = (, 2, 4, 5, 6) Eample y yz z F (, y, z) = 3
14 F (, y, z) = (, 2, 4, 5, 6) Eample y yz z F (, y, z) = 4
15 Finding Sum of Minterms If a function is not epressed in sum of minterms form, it is possible to get it using Kmaps Eample: F(, y, z) = z + y + y z + yz yz 5
16 Finding Sum of Minterms If a function is not epressed in sum of minterms form, it is possible to get it using Kmaps Eample: F(, y, z) = z + y + y z + yz yz F(, y, z) = y z + yz + yz + y z + yz 6
17 FourVariable KMap Four variables:, y, z, t 4 literals 6 minterms z zt y m m m 3 m 2 m 4 m 5 m 7 m 6 m 2 m 3 m 5 m 4 m 8 m 9 m m y t 7
18 Eample: FourVariable KMap F(,y,z,t) = (,, 2, 4, 5, 6, 8, 9, 2, 3, 4) zt y F(,y,z,t) = 8
19 Eample: FourVariable KMap F(,y,z,t) = (,, 2, 4, 5, 6, 8, 9, 2, 3, 4) zt y F(,y,z,t) = 9
20 Eample: FourVariable KMap F(,y,z,t) = (,, 2, 4, 5, 6, 8, 9, 2, 3, 4) zt y F(,y,z,t) = 2
21 Eample: FourVariable KMap F(,y,z,t) = y z + y zt + yzt + y z zt y F(,y,z,t) = 2
22 Eample: FourVariable KMap F(,y,z,t) = y z + y zt + yzt + y z zt y F(,y,z,t) = 22
23 Eample: FourVariable KMap F(,y,z,t) = y z + y zt + yzt + y z zt y F(,y,z,t) = 23
24 Prime Implicants Prime Implicant: is a product term obtained by combining maimum possible number of adjacent squares in the map If a minterm can be covered by only one prime implicant, that prime implicant is said to be an essential prime implicant. A single on the map represents a prime implicant if it is not adjacent to any other s. Two adjacent s form a prime implicant, provided that they are not within a group of four adjacent s. So on 24
25 Eample: Prime Implicants F(,y,z,t) = (, 2, 3, 5, 7, 8, 9,,, 3, 5) zt y 25
26 Eample: Prime Implicants F(,y,z,t) = (, 2, 3, 5, 7, 8, 9,,, 3, 5) zt y 26
27 Eample: Prime Implicants F(,y,z,t) = (, 2, 3, 5, 7, 8, 9,,, 3, 5) zt y F(,y,z,t) = y t + yt + y + zt Which ones are the essential prime implicants? 27
28 Eample: Prime Implicants F(,y,z,t) = (, 2, 3, 5, 7, 8, 9,,, 3, 5) zt y Why are these the essential prime implicants? 28
29 Eample: Prime Implicants F(,y,z,t) = (, 2, 3, 5, 7, 8, 9,,, 3, 5) zt zt y y m m m 3 m 2 m 4 m 5 m 7 m 6 m 2 m 3 m 5 m 4 m 8 m 9 m m y t essential since m is covered only in it yt  essential since m 5 is covered only in it They together cover m, m 2, m 8, m, m 5, m 7, m 3, m 5 29
30 Eample: Prime Implicants zt y zt y m m m 3 m 2 m 4 m 5 m 7 m 6 m 2 m 3 m 5 m 4 m 8 m 9 m m m 3, m 9, m are not yet covered. How do we cover them? There is actually more than one way. 3
31 Eample: Prime Implicants zt y Both y z and zt covers m 3 and m. m 9 can be covered in two different prime implicants: t or y m 3, m zt or y z m 9 y or t 3
32 32 Eample: Prime Implicants F(, y, z, t) = yt + y t + zt + t or F(, y, z, t) = yt + y t + zt + y or F(, y, z, t) = yt + y t + y z + t or F(, y, z, t) = yt + y t + y z + y Therefore, what to do. Find out all the essential prime implicants 2. Then find the other prime implicants that cover the minterms that are not covered by the essential prime implicants. There are more than one way to choose those. 3. Simplified epression is the logical sum of the essential implicants plus the other implicants
33 FiveVariable Map Downside: Karnaugh maps with more than four variables are not simple to use anymore. 5 variables 32 squares, 6 variables 64 squares Somewhat more practical way for F(, y, z, t, w) : tw yz m m m 3 m 2 m 4 m 5 m 7 m 6 m 2 m 3 m 5 m 4 m 8 m 9 m m tw yz m 6 m 7 m 9 m 8 m 2 m 2 m 23 m 22 m 28 m 29 m 3 m 3 m 24 m 25 m 27 m = =
34 ManyVariable Maps Adjacency: Each square in the = map is adjacent to the corresponding square in the = map. For eample, m 4 m 2 and m 5 m 3 6variables: Use four 4variable maps to obtain 64 squares required for si variable optimization Alternative way: Use computer programs QuineMcCluskey method Espresso method 34
35 Eample: FiveVariable Map F(, y, z, t, w) = (, 2, 4, 6, 9, 3, 2, 23, 25, 29, 3) tw yz tw yz F(,y,z,t,w) = = = 37
36 Eample: FiveVariable Map F(, y, z, t, w) = (, 2, 4, 6, 9, 3, 2, 23, 25, 29, 3) tw yz tw yz F(,y,z,t,w) = = = 38
37 Product of Sums Simplification So far simplified epressions from Karnaugh maps are in sum of products form. Simplified product of sums can also be derived from Karnaugh maps. Method: A square with actually represents a minterm Similarly an empty square (a square with ) represents a materm. Treat the s in the same manner as we treat s The result is a simplified epression in product of sums form. 39
38 Eample: Product of Sums F(, y, z, t) = (,, 2, 5, 8, 9, ) Simplify this function in a. sum of products b. product of sums zt y F(, y, z, t) = 4
39 Eample: Product of Sums F(, y, z, t) = (,, 2, 5, 8, 9, ) Simplify this function in a. sum of products b. product of sums zt y F(, y, z, t) = 4
40 Eample: Product of Sums F(, y, z, t) = (,, 2, 5, 8, 9, ) Simplify this function in a. sum of products b. product of sums zt y F(,y,z,t) = y t + y z + z t 42
41 Eample: Product of Sums. Find F (,y,z,t) in Sum of Products form by grouping s 2. Apply DeMorgan s theorem to F (use dual theorem) to find F in Product of Sums form zt y 43
42 Eample: Product of Sums. Find F (,y,z,t) in Sum of Products form by grouping s 2. Apply DeMorgan s theorem to F (use dual theorem) to find F in Product of Sums form zt y 44
43 Eample: Product of Sums. Find F (,y,z,t) in Sum of Products form by grouping s 2. Apply DeMorgan s theorem to F (use dual theorem) to find F in Product of Sums form zt y 45 F = yt + zt + y
44 Eample: Product of Sums. Find F (,y,z,t) in Sum of Products form by grouping s 2. Apply DeMorgan s theorem to F (use dual theorem) to find F in Product of Sums form zt y 46 F(,y,z,t) = (y +t)(z +t )( +y )
45 Eample: Product of Sums y t y F z z t F(,y,z,t) = y t + y z + z t: sum of products implementation y t y z F t F = (y + t)( + y )(z + t ): product of sums implementation 47
46 Product of Materms If the function is originally epressed in the product of materms canonical form, the procedure is also valid Eample: F(, y, z) = (, 2, 5, 7) yz F(, y, z) = 48
47 Product of Materms If the function is originally epressed in the product of materms canonical form, the procedure is also valid Eample: F(, y, z) = (, 2, 5, 7) yz F(, y, z) = 49
48 Product of Materms If the function is originally epressed in the product of materms canonical form, the procedure is also valid Eample: F(, y, z) = (, 2, 5, 7) yz 5 F(, y, z) = F(, y, z) = z + z
49 Product of Sums To enter a function F, epressed in product of sums, in the map. take its complement, F 2. Find the squares corresponding to the terms in F, 3. Fill these square with s and others with s. Eample: F(, y, z, t) = ( + y + z )(y + t) F (, y, z, t) = 5
50 Product of Sums To enter a function F, epressed in product of sums, in the map. take its complement, F 2. Find the squares corresponding to the terms in F, 3. Fill these square with s and others with s. Eample: F(, y, z, t) = ( + y + z )(y + t) F (, y, z, t) = zt y 52
51 Don t Care Conditions /2 Some functions are not defined for certain input combinations Such function are referred as incompletely specified functions therefore, the corresponding output values do not have to be defined This may significantly reduces the circuit compleity Eample: A circuit that takes the s complement of decimal digits 53
52 Unspecified Minterms For unspecified minterms, we do not care what the value the function produces. Unspecified minterms of a function are called don t care conditions. We use X symbol to represent them in Karnaugh map. Useful for further simplification The symbol X s in the map can be taken or to make the Boolean epression even more simplified 54
53 Eample: Don t Care Conditions F(, y, z, t) = (, 3, 7,, 5) function d(, y, z, t) = (, 2, 5) don t care conditions zt y X X X F = F = F 2 = or 55
54 Eample: Don t Care Conditions F = zt + y = (,, 2, 3, 7,, 5) F 2 = zt + t = (, 3, 5, 7,, 5) The two functions are algebraically unequal But as far as the function F is concerned: both functions are acceptable Look at the simplified product of sums epression for the same function F. zt y X X X F = F = 56
55 QuineMcCluskey Method  Better than kmap for computers because a computer cant break down a graphical thing like K map, but it can easily solve by QM  It is functionally identical to Karnaugh mapping,  but the tabular form makes it more efficient for use in computer algorithms,  and it also gives a deterministic way to check that the minimal form of a Boolean function has been reached.  It is sometimes referred to as the tabulation method.
56 QuineMcCluskey Method F(,2,3,4)= 2,4,6,8,9,,2,3,5 mi
57 QuineMcCluskey Method List List 2 List 3 mi mi mi ok 2,68,9,2, ok 2,  8,2,9, ok 4,6  Finished 6 ok 4,29 ok 8,9  ok ok 8,  2 ok 8,2  ok 3 ok 9,3  ok 5 ok 2,3  ok 3,5 
58 QuineMcCluskey Method List List 2 List 3 mi mi mi ,6  t2 8,9,2,3   t 2,  t3 4,6  t4 Finished 4,2  t5 8,  t6 3,5  t7
59 QuineMcCluskey Method t X X X X t2 X X t3 X X t4 X X t5 X X t6 X X t7 X X t2 X X t3 X X t4 X X t5 X t6 X t5 is a subset of t4 t6 is a subset of t3 F(,2,3,4)=t+t7+t3+t4 =
60 NAND and NOR Gates NAND and NOR gates are easier to fabricate V DD A C = (AB) B CMOS 2input AND gates requires 6 CMOS transistors 77 CMOS 3input NAND gates requires 6 CMOS transistors
61 Design with NAND or NOR Gates It is beneficial to derive conversion rules from Boolean functions given in terms of AND, OR, an NOT gates into equivalent NAND or NOR implementations ( ) = NOT y [ ( y) ] = y AND ( y ) = + y OR 78 y
62 New Notation y z (yz) = y z + y + z ANDinvert InvertOR Implementing a Boolean function with NAND gates is easy if it is in sum of products form. Eample: F(, y, z, t) = y + zt y z t F(, y, z, t) = y + zt y z t ALWAYS USE THIS INTERMEDIATE FORM WITH BUBBLES TO AVOID CONFUSION 79 F(, y, z, t) = ((y) ) + ((zt) )
63 y z t The Conversion Method y z t ((y) ) + ((zt) ) = y + zt = [ (y) (zt) ] Eample: F(, y, z) = (, 3, 4, 5, 7) yz F = z + y F = (z ) + ((y ) ) 8
64 Eample: Design with NAND Gates y y z F z F F = (z ) + ((y ) ) F = z + y Summary. Simplify the function 2. Draw a NAND gate for each product term 3. Draw a NAND gate for the OR gate in the 2 nd level, 4. A product term with single literal needs an inverter in the first level. Assume single, complemented literals are available. 8
65 MultiLevel NAND Gate Designs The standard form results in twolevel implementations Nonstandard forms may raise a difficulty Eample: F = (zt + y) + yz 4level implementation z t y y z F 82
66 Eample: Multilevel NAND F = (zt + y) + yz z t y y F MUST COMPENSATE FOR EVERY NON COUPLED BUBBLE z z t y y F z
67 Design with MultiLevel NAND Gates Rules. Convert all AND gates to NAND gates 2. Convert all OR gates to NAND gates 3. Insert an inverter (oneinput NAND gate) at the output if the final operation is AND 4. Check the bubbles in the diagram. For every bubble along a path from input to output there must be another bubble. If not so, complement the input literal 84
68 Another (Harder) Eample Eample: F = (y + y)(z + t ) (threelevel implementation) y y F z t 85
69 Eample: MultiLevel NAND Gates y y z t F = (y + y)(z + t ) G = [ (y + y)(z + t) ] F = (y + y)(z + t ) y y z t F = (y + y)(z + t ) 86
70 Design with NOR Gates NOR is the dual operation of NAND. All rules and procedure we used in the design with NAND gates apply here in a similar way. Function is implemented easily if it is in product of sums form. ( + ) = NOT y [ (+ y) ] = + y OR y ( + y ) = y AND 87
71 =
72 Eample: Design with NOR Gates F = (+y) (z+t) w y z t w F y z t w F = ( + y) (z + t) w 89
73 Eample: Design with NOR Gates F = (y + zt) (z + t ) y z t F z t y z t z t F = [(( + y) + (z + t ) ) + (z + t ) ] = (( + y) + (z + t ) )(z + t ) = (y + zt) (z + t )
74 Eample: F = (zt + y) + yz z t Harder Eample y y z F z t y y F z
75 EclusiveOR Function The symbol: y = y + y ( y) = y + y Properties. = 2. = 3. = 4. = 5. y = y = ( y)  XNOR Commutative & Associative y = y 92 ( y) z = (y z)
76 EclusiveOR Function XOR gate is NOT universal Only a limited number of Boolean functions can be epressed in terms of XOR gates XOR operation has very important application in arithmetic and errordetection circuits. Odd Function ( y) z = (y + y) z = (y + y) z + (y + y) z = y z + yz + (y + y ) z = y z + yz + yz + y z = (4, 2, 7, ) 93
77 Odd Function If an odd number of variables are equal to, then the function is equal to. Therefore, multivariable XOR operation is referred as odd function. yz Odd function yz Even function 94
78 Odd & Even Functions y z y z Odd function ( y z) = (( y) z) y ( y z) z 95
79 Adder Circuit for Integers Addition of twobit numbers Z = X + Y X = ( ) and Y = (y y ) Z = (z 2 z z ) Bitwise addition. z = y (sum) c = y (carry) 2. z = y c c 2 = y + c + y c 3. z 2 = c 2 96
80 Adder Circuit z 2 = c 2 z = y c c 2 = y + c + y c z = y c = y y y FA c c 2 = z 2 z z 97
81 Comparator Circuit with NAND gates F(X>Y) X = ( ) and Y = (y y ) y y F(,, y, y ) = y + y + y y 98
82 99 Comparator Circuit  Schematic
83 Comparator Circuit  Simulation
GateLevel Minimization. BME208 Logic Circuits Yalçın İŞLER
GateLevel Minimization BME28 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com Complexity of Digital Circuits Directly related to the complexity of the algebraic expression we use to
More informationChapter 2. Boolean Expressions:
Chapter 2 Boolean Expressions: A Boolean expression or a function is an expression which consists of binary variables joined by the Boolean connectives AND and OR along with NOT operation. Any Boolean
More informationChapter 3. GateLevel Minimization. Outlines
Chapter 3 GateLevel Minimization Introduction The Map Method FourVariable Map FiveVariable Map Outlines Product of Sums Simplification Don tcare Conditions NAND and NOR Implementation Other TwoLevel
More informationGet Free notes at ModuleI One s Complement: Complement all the bits.i.e. makes all 1s as 0s and all 0s as 1s Two s Complement: One s complement+1 SIGNED BINARY NUMBERS Positive integers (including zero)
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 2: Boolean Algebra, Gate Network, and Combinational Blocks Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationUNIT II. Circuit minimization
UNIT II Circuit minimization The complexity of the digital logic gates that implement a Boolean function is directly related to the complexity of the algebraic expression from which the function is implemented.
More informationGate Level Minimization Map Method
Gate Level Minimization Map Method Complexity of hardware implementation is directly related to the complexity of the algebraic expression Truth table representation of a function is unique Algebraically
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show
More informationExperiment 4 Boolean Functions Implementation
Experiment 4 Boolean Functions Implementation Introduction: Generally you will find that the basic logic functions AND, OR, NAND, NOR, and NOT are not sufficient to implement complex digital logic functions.
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationCombinational Logic Circuits Part III Theoretical Foundations
Combinational Logic Circuits Part III Theoretical Foundations Overview Simplifying Boolean Functions Algebraic Manipulation Karnaugh Map Manipulation (simplifying functions of 2, 3, 4 variables) Systematic
More informationCombinational Logic & Circuits
WeekI Combinational Logic & Circuits Spring' 232  Logic Design Page Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other
More informationIncompletely Specified Functions with Don t Cares 2Level Transformation Review Boolean Cube KarnaughMap Representation and Methods Examples
Lecture B: Logic Minimization Incompletely Specified Functions with Don t Cares 2Level Transformation Review Boolean Cube KarnaughMap Representation and Methods Examples Incompletely specified functions
More informationDIGITAL CIRCUIT LOGIC UNIT 7: MULTILEVEL GATE CIRCUITS NAND AND NOR GATES
DIGITAL CIRCUIT LOGIC UNIT 7: MULTILEVEL GATE CIRCUITS NAND AND NOR GATES 1 iclicker Question 13 Considering the KMap, f can be simplified as (2 minutes): A) f = b c + a b c B) f = ab d + a b d AB CD
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Overview Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard
More informationCHAPTER2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, KMap and QuineMcCluskey
CHAPTER2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, KMap and QuineMcCluskey 2. Introduction Logic gates are connected together to produce a specified output for certain specified combinations of input
More informationDigital Design. Chapter 4. Principles Of. Simplification of Boolean Functions
Principles Of Digital Design Chapter 4 Simplification of Boolean Functions Karnaugh Maps Don t Care Conditions Technology Mapping Optimization, Conversions, Decomposing, Retiming Boolean Cubes for n =,
More informationSimplification of Boolean Functions
Simplification of Boolean Functions Contents: Why simplification? The Map Method Two, Three, Four and Five variable Maps. Simplification of two, three, four and five variable Boolean function by Map method.
More informationGateLevel Minimization
GateLevel Minimization ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2011 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines The Map Method
More informationGateLevel Minimization
MEC520 디지털공학 GateLevel Minimization JeeHwan Ryu School of Mechanical Engineering GateLevel MinimizationThe Map Method Truth table is unique Many different algebraic expression Boolean expressions may
More informationGateLevel Minimization
GateLevel Minimization Mano & Ciletti Chapter 3 By Suleyman TOSUN Ankara University Outline Intro to GateLevel Minimization The Map Method 2345 variable map methods ProductofSums Method Don t care
More informationCombinational Logic Circuits
Chapter 2 Combinational Logic Circuits J.J. Shann (Slightly trimmed by C.P. Chung) Chapter Overview 21 Binary Logic and Gates 22 Boolean Algebra 23 Standard Forms 24 TwoLevel Circuit Optimization
More informationLiteral Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm
More informationChapter 2 Combinational
Computer Engineering 1 (ECE290) Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization HOANG Trang 2008 Pearson Education, Inc. Overview Part 1 Gate Circuits and Boolean Equations Binary Logic
More informationTWOLEVEL COMBINATIONAL LOGIC
TWOLEVEL COMBINATIONAL LOGIC OVERVIEW Canonical forms Tolevel simplification Boolean cubes Karnaugh maps QuineMcClusky (Tabulation) Method Don't care terms Canonical and Standard Forms Minterms and
More information數位系統 Digital Systems 朝陽科技大學資工系. Speaker: FuwYi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷
數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: FuwYi Yang 楊伏夷 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象,
More informationKarnaugh Map (KMap) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using Kmap
Karnaugh Map (KMap) Ch. 2.4 Ch. 2.5 Simplification using Kmap A graphical map method to simplify Boolean function up to 6 variables A diagram made up of squares Each square represents one minterm (or
More informationGateLevel Minimization
GateLevel Minimization ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines The Map Method
More informationCombinational Logic Circuits
Chapter 3 Combinational Logic Circuits 12 Hours 24 Marks 3.1 Standard representation for logical functions Boolean expressions / logic expressions / logical functions are expressed in terms of logical
More information1. Mark the correct statement(s)
1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another
More informationQUESTION BANK FOR TEST
CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice
More informationAssignment (36) Boolean Algebra and Logic Simplification  General Questions
Assignment (36) Boolean Algebra and Logic Simplification  General Questions 1. Convert the following SOP expression to an equivalent POS expression. 2. Determine the values of A, B, C, and D that make
More informationSimplification of Boolean Functions
COM111 Introduction to Computer Engineering (Fall 20062007) NOTES 5  page 1 of 5 Introduction Simplification of Boolean Functions You already know one method for simplifying Boolean expressions: Boolean
More informationChapter 2: Combinational Systems
Uchechukwu Ofoegbu Chapter 2: Combinational Systems Temple University Adapted from Alan Marcovitz s Introduction to Logic and Computer Design Riddle Four switches can be turned on or off. One is the switch
More informationGate Level Minimization
Gate Level Minimization By Dr. M. Hebaishy Digital Logic Design Ch Simplifying Boolean Equations Example : Y = AB + AB Example 2: = B (A + A) T8 = B () T5 = B T Y = A(AB + ABC) = A (AB ( + C ) ) T8 =
More informationIT 201 Digital System Design Module II Notes
IT 201 Digital System Design Module II Notes BOOLEAN OPERATIONS AND EXPRESSIONS Variable, complement, and literal are terms used in Boolean algebra. A variable is a symbol used to represent a logical quantity.
More informationSWITCHING THEORY AND LOGIC CIRCUITS
SWITCHING THEORY AND LOGIC CIRCUITS COURSE OBJECTIVES. To understand the concepts and techniques associated with the number systems and codes 2. To understand the simplification methods (Boolean algebra
More informationSpecifying logic functions
CSE4: Components and Design Techniques for Digital Systems Specifying logic functions Instructor: Mohsen Imani Slides from: Prof.Tajana Simunic and Dr.Pietro Mercati We have seen various concepts: Last
More informationA B AB CD Objectives:
Objectives:. Four variables maps. 2. Simplification using prime implicants. 3. "on t care" conditions. 4. Summary.. Four variables Karnaugh maps Minterms A A m m m3 m2 A B C m4 C A B C m2 m8 C C m5 C m3
More informationLecture (05) Boolean Algebra and Logic Gates
Lecture (05) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee ١ Minterms and Maxterms consider two binary variables x and y combined with an AND operation. Since eachv ariable may appear in either
More informationBoolean Algebra and Logic Gates
Boolean Algebra and Logic Gates Binary logic is used in all of today's digital computers and devices Cost of the circuits is an important factor Finding simpler and cheaper but equivalent circuits can
More informationCS470: Computer Architecture. AMD Quad Core
CS470: Computer Architecture Yashwant K. Malaiya, Professor malaiya@cs.colostate.edu AMD Quad Core 1 Architecture Layers Building blocks Gates, flipflops Functional bocks: Combinational, Sequential Instruction
More informationMidterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil
Midterm Exam Review CS 2420 :: Fall 2016 Molly O'Neil Midterm Exam Thursday, October 20 In class, pencil & paper exam Closed book, closed notes, no cell phones or calculators, clean desk 20% of your final
More information24 Nov Boolean Operations. Boolean Algebra. Boolean Functions and Expressions. Boolean Functions and Expressions
24 Nov 25 Boolean Algebra Boolean algebra provides the operations and the rules for working with the set {, }. These are the rules that underlie electronic circuits, and the methods we will discuss are
More informationENGIN 112. Intro to Electrical and Computer Engineering
ENIN 2 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra ENIN2 L6: More Boolean Algebra September 5, 23 A B Overview Epressing Boolean functions Relationships between algebraic
More informationModule 7. Karnaugh Maps
1 Module 7 Karnaugh Maps 1. Introduction 2. Canonical and Standard forms 2.1 Minterms 2.2 Maxterms 2.3 Canonical Sum of Product or SumofMinterms (SOM) 2.4 Canonical product of sum or ProductofMaxterms(POM)
More informationUNIT4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.
UNIT4 BOOLEAN LOGIC Boolean algebra is an algebra that deals with Boolean values((true and FALSE). Everyday we have to make logic decisions: Should I carry the book or not?, Should I watch TV or not?
More informationChapter 2 Boolean algebra and Logic Gates
Chapter 2 Boolean algebra and Logic Gates 2. Introduction In working with logic relations in digital form, we need a set of rules for symbolic manipulation which will enable us to simplify complex expressions
More informationIntroduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011
Introduction to Microprocessors and Digital (ME262) lgebra and Spring 2 Outline. lgebra 2. 3. Karnaugh Maps () 4. Twovariable 5. 6. 7. 2 lgebra s of Simplifying equations are defined in terms of inary
More information2.1 Binary Logic and Gates
1 EED2003 Digital Design Presentation 2: Boolean Algebra Asst. Prof.Dr. Ahmet ÖZKURT Asst. Prof.Dr Hakkı T. YALAZAN Based on the Lecture Notes by Jaeyoung Choi choi@comp.ssu.ac.kr Fall 2000 2.1 Binary
More informationDigital Logic Lecture 7 Gate Level Minimization
Digital Logic Lecture 7 Gate Level Minimization By Ghada AlMashaqbeh The Hashemite University Computer Engineering Department Outline Introduction. Kmap principles. Simplification using Kmaps. Don tcare
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Minimization CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationChapter 3 Simplification of Boolean functions
3.1 Introduction Chapter 3 Simplification of Boolean functions In this chapter, we are going to discuss several methods for simplifying the Boolean function. What is the need for simplifying the Boolean
More informationClass Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to UnitI 2. SKILLS ADDRESSED: Listening I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 1 BOOLEAN ALGEBRA AND LOGIC GATES Review of binary
More informationContents. Chapter 3 Combinational Circuits Page 1 of 34
Chapter 3 Combinational Circuits Page of 34 Contents Contents... 3 Combinational Circuits... 2 3. Analysis of Combinational Circuits... 2 3.. Using a Truth Table... 2 3..2 Using a Boolean unction... 4
More informationBoolean Algebra. BME208 Logic Circuits Yalçın İŞLER
Boolean Algebra BME28 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com 5 Boolean Algebra /2 A set of elements B There exist at least two elements x, y B s. t. x y Binary operators: +
More informationDepartment of Electrical and Computer Engineering University of Wisconsin  Madison. ECE/CS 352 Digital System Fundamentals.
Department of Electrical and Computer Engineering University of Wisconsin  Madison ECE/C 352 Digital ystem Fundamentals Quiz #2 Thursday, March 7, 22, 7:158:3PM 1. (15 points) (a) (5 points) NAND, NOR
More informationCombinational Circuits Digital Logic (Materials taken primarily from:
Combinational Circuits Digital Logic (Materials taken primarily from: http://www.facstaff.bucknell.edu/mastascu/elessonshtml/eeindex.html http://www.cs.princeton.edu/~cos126 ) Digital Systems What is a
More information2.6 BOOLEAN FUNCTIONS
2.6 BOOLEAN FUNCTIONS Binary variables have two values, either 0 or 1. A Boolean function is an expression formed with binary variables, the two binary operators AND and OR, one unary operator NOT, parentheses
More informationChapter 6. Logic Design Optimization Chapter 6
Chapter 6 Logic Design Optimization Chapter 6 Optimization The second part of our design process. Optimization criteria: Performance Size Power Twolevel Optimization Manipulating a function until it is
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationSwitching Circuits & Logic Design
Switching Circuits & Logic Design JieHong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 23 5 Karnaugh Maps Kmap Walks and Gray Codes http://asicdigitaldesign.wordpress.com/28/9/26/kmapswalksandgraycodes/
More informationChapter 2. Boolean Algebra and Logic Gates
Chapter 2. Boolean Algebra and Logic Gates Tong In Oh 1 Basic Definitions 2 3 2.3 Axiomatic Definition of Boolean Algebra Boolean algebra: Algebraic structure defined by a set of elements, B, together
More informationVariable, Complement, and Literal are terms used in Boolean Algebra.
We have met gate logic and combination of gates. Another way of representing gate logic is through Boolean algebra, a way of algebraically representing logic gates. You should have already covered the
More information3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.
3.4 QUINE MCCLUSKEY METHOD 73 FIGURE 3.22 f(a, B, C, D, E)¼B CD þ BCD. FIGURE 3.23 f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD. A¼1map are, 1, and 1, respectively, whereas the corresponding entries in the A¼0
More informationIntroduction to Computer Architecture
Boolean Operators The Boolean operators AND and OR are binary infix operators (that is, they take two arguments, and the operator appears between them.) A AND B D OR E We will form Boolean Functions of
More informationUnitIV Boolean Algebra
UnitIV Boolean Algebra Boolean Algebra Chapter: 08 Truth table: Truth table is a table, which represents all the possible values of logical variables/statements along with all the possible results of
More informationUNCA CSCI 255 Exam 1 Spring February, This is a closed book and closed notes exam. It is to be turned in by 1:45 PM.
UNCA CSCI 255 Exam 1 Spring 2017 27 February, 2017 This is a closed book and closed notes exam. It is to be turned in by 1:45 PM. Communication with anyone other than the instructor is not allowed during
More informationReview. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/404. Seq. Circuit Behavior. Outline.
Review EECS 150  Components and Design Techniques for Digital Systems Lec 05 Boolean Logic 9404 David Culler Electrical Engineering and Computer Sciences University of California, Berkeley Design flow
More informationSummary. Boolean Addition
Summary Boolean Addition In Boolean algebra, a variable is a symbol used to represent an action, a condition, or data. A single variable can only have a value of or 0. The complement represents the inverse
More informationPoints Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map
Points Addressed in this Lecture Lecture 4: Logic Simplication & Karnaugh Map Professor Peter Cheung Department of EEE, Imperial College London Standard form of Boolean Expressions SumofProducts (SOP),
More informationCOPYRIGHTED MATERIAL INDEX
INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input
More information(Refer Slide Time 6:48)
Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Lecture  8 Karnaugh Map Minimization using Maxterms We have been taking about
More information1/28/2013. Synthesis. The Ydiagram Revisited. Structural Behavioral. More abstract designs Physical. CAD for VLSI 2
Synthesis The Ydiagram Revisited Structural Behavioral More abstract designs Physical CAD for VLSI 2 1 Structural Synthesis Behavioral Physical CAD for VLSI 3 Structural Processor Memory Bus Behavioral
More informationVLSI System Design Part II : Logic Synthesis (1) Oct Feb.2007
VLSI System Design Part II : Logic Synthesis (1) Oct.2006  Feb.2007 Lecturer : Tsuyoshi Isshiki Dept. Communications and Integrated Systems, Tokyo Institute of Technology isshiki@vlsi.ss.titech.ac.jp
More informationUniversity of Technology
University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 5 & 6 Minimization with Karnaugh Maps Karnaugh maps lternate way of representing oolean function ll rows
More information5. Minimizing Circuits
5. MINIMIZING CIRCUITS 46 5. Minimizing Circuits 5.. Minimizing Circuits. A circuit is minimized if it is a sumofproducts that uses the least number of products of literals and each product contains
More informationB.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN
B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is  Write the first 9 decimal digits in base 3. (c) What is meant by don
More informationFinal Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)
Your Name: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY DAVIS IRVINE LOS ANGELES RIVERSIDE SAN DIEGO SAN FRANCISCO Department of Electrical Engineering and Computer Sciences SANTA BARBARA SANTA CRUZ CS
More informationX Y Z F=X+Y+Z
This circuit is used to obtain the compliment of a value. If X = 0, then X = 1. The truth table for NOT gate is : X X 0 1 1 0 2. OR gate : The OR gate has two or more input signals but only one output
More informationDate Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation
Name: Instructor: Engr. Date Performed: Marks Obtained: /10 Group Members (ID):. Checked By: Date: Experiment # 04 Boolean Expression Simplification and Implementation OBJECTIVES: To understand the utilization
More informationDigital Techniques. Lecture 1. 1 st Class
Digital Techniques Lecture 1 1 st Class Digital Techniques Digital Computer and Digital System: Digital computer is a part of digital system, it based on binary system. A block diagram of digital computer
More informationDefinitions. 03 Logic networks Boolean algebra. Boolean set: B 0,
3. Boolean algebra 3 Logic networks 3. Boolean algebra Definitions Boolean functions Properties Canonical forms Synthesis and minimization alessandro bogliolo isti information science and technology institute
More informationDigital Logic Design. Outline
Digital Logic Design GateLevel Minimization CSE32 Fall 2 Outline The Map Method 2,3,4 variable maps 5 and 6 variable maps (very briefly) Product of sums simplification Don t Care conditions NAND and NOR
More informationR.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai
L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT  I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean
More information2008 The McGrawHill Companies, Inc. All rights reserved.
28 The McGrawHill Companies, Inc. All rights reserved. 28 The McGrawHill Companies, Inc. All rights reserved. All or Nothing Gate Boolean Expression: A B = Y Truth Table (ee next slide) or AB = Y 28
More informationece5745planotes.txt
ece5745planotes.txt ========================================================================== Follow up on PAL/PROM/PLA Activity ==========================================================================
More informationLogic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 3 Additional Gates and Circuits Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View
More informationECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationDigital logic fundamentals. Question Bank. Unit I
Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative
More informationOutcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps
.. Outcomes Unit I can use Karnaugh maps to synthesize combinational functions with several outputs I can determine the appropriate size and contents of a memory to implement any logic function (i.e. truth
More informationAustin Herring Recitation 002 ECE 200 Project December 4, 2013
1. Fastest Circuit a. How Design Was Obtained The first step of creating the design was to derive the expressions for S and C out from the given truth tables. This was done using Karnaugh maps. The Karnaugh
More informationBoolean Function Simplification
Universit of Wisconsin  Madison ECE/Comp Sci 352 Digital Sstems Fundamentals Charles R. Kime Section Fall 200 Chapter 2 Combinational Logic Circuits Part 5 Charles Kime & Thomas Kaminski Boolean Function
More informationENEL 353: Digital Circuits Midterm Examination
NAME: SECTION: L01: Norm Bartley, ST 143 L02: Steve Norman, ST 145 When you start the test, please repeat your name and section, and add your U of C ID number at the bottom of the last page. Instructions:
More informationExperiment 3: Logic Simplification
Module: Logic Design Name:... University no:.. Group no:. Lab Partner Name: Mr. Mohamed ElSaied Experiment : Logic Simplification Objective: How to implement and verify the operation of the logical functions
More informationDKT 122/3 DIGITAL SYSTEM 1
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 BOOLEAN ALGEBRA (PART 2) Boolean Algebra Contents Boolean Operations & Expression Laws & Rules of Boolean algebra DeMorgan s Theorems Boolean analysis of logic circuits
More informationPropositional Calculus. Math Foundations of Computer Science
Propositional Calculus Math Foundations of Computer Science Propositional Calculus Objective: To provide students with the concepts and techniques from propositional calculus so that they can use it to
More informationDepartment of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic
Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic Question 1: Due October 19 th, 2009 A convenient shorthand for specifying
More information