HIGH SPEED REALISATION OF DIGITAL FILTERS
|
|
- Theodore Goodman
- 5 years ago
- Views:
Transcription
1 HIGH SPEED REALISATION OF DIGITAL FILTERS A THESIS SUBMITTED FOR THE DEGREE OF MASTER OF PHILOSOPHY IN ELECTRICAL AND ELECTRONIC ENGINEERING AT THE UNIVERSITY OF HONG KONG BY TSIM TS1M MAN-TAT, JIMMY DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING UNIVERSITY OF HONG KONG JANUARY, 1989
2
3 ABSTRACT A B S T RAe T Abstract of thesis entitled "High Speed Realisation of Digital Abstract of thesis entitled "High Speed Realisation of Digital Filters" submitted by Tsim Man-Tat, Jimmy for the degree of Master of Philosophy at the University of Hong Kong in January Filters" submitted by Tsim Man-Tat, Jimmy for the degree of Master of Philosophy at the University of Hong Kong in January In this thesis, systematic methods for realising high speed digital In this thesis, systematic methods for realising high speed digital filters using multiprocessing techniques shall be described. Two filters using multiprocessing techniques shall be described. Two classes of design methodologies for the realisation of one-dimensional classes of design methodologies for the realisation of one-dimensional (1-0) and two-dimensional (2-D) finite impulse response (FIR) digital (1-D) and two-dimensional (2-D) finite impulse response (FIR) digital filters, namely (i) linear or cyclic convolution in polynomial ring with filters, namely (i) linear or cyclic convolution in polynomial ring with the application of short convolution algorithms or transforms, and the application of short convolution algorithms or transforms, and (ii) block level systolic delayed multipath, are presented. block level systolic delayed multipath, are presented. Both classes of digital filter structures possess a high degree of parallelism and regularity and is therefore suitable for VLSI or multiprocessor implementation. The number of processing elements that can be incorporated-in the structure are greatly increased. Thus, high throughput ~hroughput improvement and multiprocessing efficiency can be achieved. (ii) Both classes of digital filter structures possess a high degree of parallelism and regularity and is therefore suitable for VLSI or multiprocessor implementation. The number of processing elements that can be incorporated. in the structure are greatly increased. Thus, high improvement and multiprocessing efficiency can be achieved. For the realisation of infinite impulse response (IIR) digital For the realisation of infinite impulse response (IIR) digital filters, direct application of the above high speed FIR digital filter filters, direct application of the above high speed FIR digital filter structures presents difficulty because of the inherent timing constraint structures presents difficulty because of the inherent timing constraint in the recursive loop of an IIR digital filter. With the efficient in the recursive loop of an IIR digital filter. With the efficient transformation method introduced in this thesis, the allowable transformation method introduced in this thesis, the allowable processing delays in the recursive loop of an IIR digital filter is processing delays in the recursive loop of an IIR digital filter is - i 1-
4 Abstract increased and hence relaxing the aforementioned timing constraint. increased and hence relaxing the aforementioned timing constraint. Using this transformation, the above high speed FIR digital filter Using this transformation, the above high speed FIR digital filter structures can then be applied to the realisation of both 1-0 and 2-D structures can then be applied to the realisation of both 1-D and 2-D IIR digital filters. The resulting IIR digital f'ilter structures also IIR digital filters. The resulting IIR digital filter structures also possess characteristics of high degree of parallelism and regularity, possess characteristics of high degree of parallelism and regularity, and high throughput improvement and multiprocessing efficiency. and high throughput improvement and multiprocessing efficiency. - iii i
5 REFERENCE [1] V. Cappellini, A.G. constantinides and P. Emiliani, Digital Digita7 filters fi7ters and their applications. app7ications. Academic Press, [2] K. Hayashi, K.K. Dhar, K. Sugahara and K. Hirano, "Design of high-speed digital filters suitable for multi-dsp implementation," IEEE Trans. Circuit and System, vol. CAS-33, pp , Jan [3] R.C. Agarwal and J.W. Cooley, "New algorithms for digital convolution," IEEE Trans. Acoustics, Speech and Signal Processing, vol. ASSP-25, pp , Oct [4] R.C. Agarwal and C.S. Burrus, "Fast one-dimensional digital convolution by multidimensional techniques," IEEE Trans. Acoustics, Speech and Signal Processing, vol. ASSP-22, pp. 1-10, Feb [5] H.T. Kung, "Why systolic architectures?", IEEE Computer Magazine, pp , Jan R.l -
6 Reference Reference [6] R.C. Agarwal and C.S. Burrus, "Number theoretic transforms to implement fast digital convolution," Proc. IEEE, vol. 63, pp , April [7] H.J. Nussbaumer, Fast Fourier transform and convolution algorithms. New York: Springer-Verlag, [8] R.E. Blahut, Fast algorithms for digital signal processing. Addison-Wesley Publishing Company, [9] S. Winograd, "On computing the discrete Fourier transform," Math. of Computation, vol. 32, pp , Jan [10] S. Winograd, "Arithmetic complexity of computations," CMS-NSF CBMS-NSF Regional Conf. Series Applied Math., Siam Publications #33, [11] R.E. Crochiere and L.R. Rabiner, Multirate Digital Signal Processing, Prentice Hall, Englewood Cliffs, NJ, [12] K.K. Dhar and K.Hirano, "A digital filter design algorithm suitable for multi-dsp implementation," Workshop digest of IEEE international workshop on digital signal processing, Kyoto, Japan, pp. 2g-1 to 2g-7, June R.2 -
7 Reference [13] W.D. W.O. Stanley, G.R. Dougherty and R. Dougherty, Digital Signal Processing. Reston Publishing Co. Ltd., 2nd edn, 1984, ch. 5, pp [14] S.K. Mitra and K. Hirano, "All digital N-path filter," Proc European Conf. on Circuits Theory and Design, pp , Sept [15] K. Sugahara, K. Hayashi, K. Hirano, and S.K. Mitra, "N-path digital filters," Proc. IEEE Int. Conf. on Acoust., Speech, and Signal Processing, March [16] R.C. Agarwal and C.S. Burrus, "Fast convolution using Fermat number transforms with applications to digital filtering," IEEE Trans. on Acoust., Speech, and Signal Processing, Vol. ASSP-22, pp , April [17] I.S Reed and T.K. Truong, "The use of finite fields to compute convolutions," IEEE Trans. on Information Theory, Vol. IT-21, pp , March [18] H.J. Nussbaumer, "Digital filtering using complex Mersenne transforms," IBM Journal of Research and Development 20, pp , Sept R.3 -
Fault Tolerant Parallel Filters Based on ECC Codes
Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 597-605 Research India Publications http://www.ripublication.com Fault Tolerant Parallel Filters Based on
More informationAN FFT PROCESSOR BASED ON 16-POINT MODULE
AN FFT PROCESSOR BASED ON 6-POINT MODULE Weidong Li, Mark Vesterbacka and Lars Wanhammar Electronics Systems, Dept. of EE., Linköping University SE-58 8 LINKÖPING, SWEDEN E-mail: {weidongl, markv, larsw}@isy.liu.se,
More informationAn efficient multiplierless approximation of the fast Fourier transform using sum-of-powers-of-two (SOPOT) coefficients
Title An efficient multiplierless approximation of the fast Fourier transm using sum-of-powers-of-two (SOPOT) coefficients Author(s) Chan, SC; Yiu, PM Citation Ieee Signal Processing Letters, 2002, v.
More informationSCALABLE IMPLEMENTATION SCHEME FOR MULTIRATE FIR FILTERS AND ITS APPLICATION IN EFFICIENT DESIGN OF SUBBAND FILTER BANKS
SCALABLE IMPLEMENTATION SCHEME FOR MULTIRATE FIR FILTERS AND ITS APPLICATION IN EFFICIENT DESIGN OF SUBBAND FILTER BANKS Liang-Gee Chen Po-Cheng Wu Tzi-Dar Chiueh Department of Electrical Engineering National
More informationM.N.MURTY Department of Physics, National Institute of Science and Technology, Palur Hills, Berhampur , Odisha (INDIA).
M..MURTY / International Journal of Engineering Research and Applications (IJERA) ISS: 48-96 www.ijera.com Vol. 3, Issue 3, May-Jun 013, pp.60-608 Radix- Algorithms for Implementation of Type-II Discrete
More informationDUE to the high computational complexity and real-time
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 15, NO. 3, MARCH 2005 445 A Memory-Efficient Realization of Cyclic Convolution and Its Application to Discrete Cosine Transform Hun-Chen
More informationAll MSEE students are required to take the following two core courses: Linear systems Probability and Random Processes
MSEE Curriculum All MSEE students are required to take the following two core courses: 3531-571 Linear systems 3531-507 Probability and Random Processes The course requirements for students majoring in
More informationKey words: B- Spline filters, filter banks, sub band coding, Pre processing, Image Averaging IJSER
International Journal of Scientific & Engineering Research, Volume 7, Issue 9, September-2016 470 Analyzing Low Bit Rate Image Compression Using Filters and Pre Filtering PNV ABHISHEK 1, U VINOD KUMAR
More informationDesign of Navel Adaptive TDBLMS-based Wiener Parallel to TDBLMS Algorithm for Image Noise Cancellation
Design of Navel Adaptive TDBLMS-based Wiener Parallel to TDBLMS Algorithm for Image Noise Cancellation Dinesh Yadav 1, Ajay Boyat 2 1,2 Department of Electronics and Communication Medi-caps Institute of
More information12.4 FFT in Two or More Dimensions
2.4 FFT in Two or More Dimensions 52 An alternative way of implementing this algorithm is to form an auxiliary function by copying the even elements of f j into the first N/2 locations, and the odd elements
More informationINTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS.
INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS Arulalan Rajan 1, H S Jamadagni 1, Ashok Rao 2 1 Centre for Electronics Design and Technology, Indian Institute of Science, India (mrarul,hsjam)@cedt.iisc.ernet.in
More informationRevision of a Floating-Point Genetic Algorithm GENOCOP V for Nonlinear Programming Problems
4 The Open Cybernetics and Systemics Journal, 008,, 4-9 Revision of a Floating-Point Genetic Algorithm GENOCOP V for Nonlinear Programming Problems K. Kato *, M. Sakawa and H. Katagiri Department of Artificial
More informationOperators to calculate the derivative of digital signals
9 th IMEKO TC 4 Symposium and 7 th IWADC Workshop July 8-9, 3, Barcelona, Spain Operators to calculate the derivative of digital signals Lluís Ferrer-Arnau, Juan Mon-Gonzalez, Vicenç Parisi-Baradad Departament
More informationInternational Journal for Research in Applied Science & Engineering Technology (IJRASET) IIR filter design using CSA for DSP applications
IIR filter design using CSA for DSP applications Sagara.K.S 1, Ravi L.S 2 1 PG Student, Dept. of ECE, RIT, Hassan, 2 Assistant Professor Dept of ECE, RIT, Hassan Abstract- In this paper, a design methodology
More informationA trol codes (ECCs) defined over a real or complex field
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 43, NO. 5, MAY 1995 1857 Transactions Letters Discrete Cosine Transform in Error Control Coding Ja-Ling Wu and Jiun Shiu Abstract- We will define a new class of
More informationDesign and Implementation of VLSI 8 Bit Systolic Array Multiplier
Design and Implementation of VLSI 8 Bit Systolic Array Multiplier Khumanthem Devjit Singh, K. Jyothi MTech student (VLSI & ES), GIET, Rajahmundry, AP, India Associate Professor, Dept. of ECE, GIET, Rajahmundry,
More informationNovel design of multiplier-less FFT processors
Signal Processing 8 (00) 140 140 www.elsevier.com/locate/sigpro Novel design of multiplier-less FFT processors Yuan Zhou, J.M. Noras, S.J. Shepherd School of EDT, University of Bradford, Bradford, West
More informationCritical-Path Realization and Implementation of the LMS Adaptive Algorithm Using Verilog-HDL and Cadence-Tool
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 3, Ver. II (May. -Jun. 2016), PP 32-40 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Critical-Path Realization and
More informationThe theory and design of a class of perfect reconstruction modified DFT filter banks with IIR filters
Title The theory and design of a class of perfect reconstruction modified DFT filter banks with IIR filters Author(s) Yin, SS; Chan, SC Citation Midwest Symposium On Circuits And Systems, 2004, v. 3, p.
More informationFIR Filter Architecture for Fixed and Reconfigurable Applications
FIR Filter Architecture for Fixed and Reconfigurable Applications Nagajyothi 1,P.Sayannna 2 1 M.Tech student, Dept. of ECE, Sudheer reddy college of Engineering & technology (w), Telangana, India 2 Assosciate
More informationTwo High Performance Adaptive Filter Implementation Schemes Using Distributed Arithmetic
Two High Performance Adaptive Filter Implementation Schemes Using istributed Arithmetic Rui Guo and Linda S. ebrunner Abstract istributed arithmetic (A) is performed to design bit-level architectures for
More informationA Ripple Carry Adder based Low Power Architecture of LMS Adaptive Filter
A Ripple Carry Adder based Low Power Architecture of LMS Adaptive Filter A.S. Sneka Priyaa PG Scholar Government College of Technology Coimbatore ABSTRACT The Least Mean Square Adaptive Filter is frequently
More informationFPGA Implementation of Discrete Fourier Transform Using CORDIC Algorithm
AMSE JOURNALS-AMSE IIETA publication-2017-series: Advances B; Vol. 60; N 2; pp 332-337 Submitted Apr. 04, 2017; Revised Sept. 25, 2017; Accepted Sept. 30, 2017 FPGA Implementation of Discrete Fourier Transform
More informationError Correction and Detection using Cyclic Redundancy Check
Error Correction and Detection using Cyclic Redundancy Check Dr. T. Logeswari Associate Professor, Dept of Computer Science, New Horizon College, Banglore, Karnataka, India ABSTRACT: In this paper Cyclic
More informationTransactions on Information and Communications Technologies vol 3, 1993 WIT Press, ISSN
Toward an automatic mapping of DSP algorithms onto parallel processors M. Razaz, K.A. Marlow University of East Anglia, School of Information Systems, Norwich, UK ABSTRACT With ever increasing computational
More informationCOMPARISON OF DIFFERENT REALIZATION TECHNIQUES OF IIR FILTERS USING SYSTEM GENERATOR
COMPARISON OF DIFFERENT REALIZATION TECHNIQUES OF IIR FILTERS USING SYSTEM GENERATOR Prof. SunayanaPatil* Pratik Pramod Bari**, VivekAnandSakla***, Rohit Ashok Shah****, DharmilAshwin Shah***** *(sunayana@vcet.edu.in)
More informationFast Block LMS Adaptive Filter Using DA Technique for High Performance in FGPA
Fast Block LMS Adaptive Filter Using DA Technique for High Performance in FGPA Nagaraj Gowd H 1, K.Santha 2, I.V.Rameswar Reddy 3 1, 2, 3 Dept. Of ECE, AVR & SVR Engineering College, Kurnool, A.P, India
More informationHigh-Performance 16-Point Complex FFT Features 1 Functional Description 2 Theory of Operation
High-Performance 16-Point Complex FFT April 8, 1999 Application Note This document is (c) Xilinx, Inc. 1999. No part of this file may be modified, transmitted to any third party (other than as intended
More informationPRIME FACTOR CYCLOTOMIC FOURIER TRANSFORMS WITH REDUCED COMPLEXITY OVER FINITE FIELDS
PRIME FACTOR CYCLOTOMIC FOURIER TRANSFORMS WITH REDUCED COMPLEXITY OVER FINITE FIELDS Xuebin Wu, Zhiyuan Yan, Ning Chen, and Meghanad Wagh Department of ECE, Lehigh University, Bethlehem, PA 18015 PMC-Sierra
More informationX(f) S(f) -F s X(f) * S(f)
Digital Design for Embedded Data Converters Valentino Liberali Universita degli Studi di Pavia Dipartimento di Elettronica Via Ferrata 1, 271 Pavia, Italy Phone: 39-382.5.5783 Fax: 39-382.422583 e-mail:
More informationDigital Signal Processing with Field Programmable Gate Arrays
Uwe Meyer-Baese Digital Signal Processing with Field Programmable Gate Arrays Third Edition With 359 Figures and 98 Tables Book with CD-ROM ei Springer Contents Preface Preface to Second Edition Preface
More informationAvailable online Journal of Scientific and Engineering Research, 2017, 4(5):1-6. Research Article
Available online www.jsaer.com, 2017, 4(5):1-6 Research Article ISSN: 2394-2630 CODEN(USA): JSERBR Through the Analysis of the Advantages and Disadvantages of the Several Methods of Design of Infinite
More informationArea And Power Efficient LMS Adaptive Filter With Low Adaptation Delay
e-issn: 2349-9745 p-issn: 2393-8161 Scientific Journal Impact Factor (SJIF): 1.711 International Journal of Modern Trends in Engineering and Research www.ijmter.com Area And Power Efficient LMS Adaptive
More informationAN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES
AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES S. SRINIVAS KUMAR *, R.BASAVARAJU ** * PG Scholar, Electronics and Communication Engineering, CRIT
More informationA VLSI Array Architecture for Realization of DFT, DHT, DCT and DST
A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST K. Maharatna* System Design Dept. Institute for Semiconductor Physics Technology Park 25 D-15236 Frankfurt (Oder) Germany email: maharatna@ihp-ffo.de
More informationDESIGN AND IMPLEMENTATION OF VLSI SYSTOLIC ARRAY MULTIPLIER FOR DSP APPLICATIONS
International Journal of Computing Academic Research (IJCAR) ISSN 2305-9184 Volume 2, Number 4 (August 2013), pp. 140-146 MEACSE Publications http://www.meacse.org/ijcar DESIGN AND IMPLEMENTATION OF VLSI
More informationHardware Realization of FIR Filter Implementation through FPGA
Hardware Realization of FIR Filter Implementation through FPGA NAME-: ESHWARARAO BODDEPALLI, B. Tech E.C.E., (M. Tech) VLSI System Design. NAME-: LOESHRAJU VYSYARAJU, M.Tech, Dept. of E.C.E., Assoc. Professor.
More informationExtension theorems in vector spaces over finite fields Dr. Alex Iosevich. Journal reviewer for International Mathematics Research Notices.
Doowon Koh T (517) 353-6882 B koh@math.msu.edu Education Aug.2003 Dec.2008 Dissertation Dissertation Supervisor Mar.1998 Feb.2000 Thesis Advisor Mar.1991 Feb.1998 Feb.1993 Apr.1995 Ph.D in Mathematics,
More informationfilter_designer An Interactive Tool for Designing Digital Filters
filter_designer An Interactive Tool for Designing Digital Filters Danny Harvey Boulder Real Time Technologies, Inc. Antelope User Group Meeting ARSO, Slovenian Environment Agency, Ljubljana 2018 May All
More informationII. RADIX-3 DISCRETE COSINE TRANSFORM The DCT [9] of a real data sequence {x(i): i = 0, 1,... N - I} is defined by
IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 41, NO. II, NOVEMBER 1993 3157 TABLE I1 PERFORMANCE OF SEVERAL ORTHONORMAL SIGNAL DECOMPOSITION TECHNIQUES FOR GENERALIZED CORRELATION SOURCE MODEL GIVEN IN
More information- 0 - CryptoLib: Cryptography in Software John B. Lacy 1 Donald P. Mitchell 2 William M. Schell 3 AT&T Bell Laboratories ABSTRACT
- 0 - CryptoLib: Cryptography in Software John B. Lacy 1 Donald P. Mitchell 2 William M. Schell 3 AT&T Bell Laboratories ABSTRACT With the capacity of communications channels increasing at the current
More informationVLSI Implementation of Low Power Area Efficient FIR Digital Filter Structures Shaila Khan 1 Uma Sharma 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 05, 2015 ISSN (online): 2321-0613 VLSI Implementation of Low Power Area Efficient FIR Digital Filter Structures Shaila
More informationAbstract. Literature Survey. Introduction. A.Radix-2/8 FFT algorithm for length qx2 m DFTs
Implementation of Split Radix algorithm for length 6 m DFT using VLSI J.Nancy, PG Scholar,PSNA College of Engineering and Technology; S.Bharath,Assistant Professor,PSNA College of Engineering and Technology;J.Wilson,Assistant
More informationImplementation Of Quadratic Rotation Decomposition Based Recursive Least Squares Algorithm
157 Implementation Of Quadratic Rotation Decomposition Based Recursive Least Squares Algorithm Manpreet Singh 1, Sandeep Singh Gill 2 1 University College of Engineering, Punjabi University, Patiala-India
More informationImpact of Source-Level Loop Optimization on DSP Architecture Design
Impact of Source-Level Loop Optimization on DSP Architecture Design Bogong Su Jian Wang Erh-Wen Hu Andrew Esguerra Wayne, NJ 77, USA bsuwpc@frontier.wilpaterson.edu Wireless Speech and Data Nortel Networks,
More informationOVERSAMPLED filter banks have their applications in
IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL 46, NO 4, APRIL 1998 941 Oversampled Cosine-Modulated Filter Banks with Arbitrary System Delay Jörg Kliewer, Student Member, IEEE, Alfred Mertins, Member, IEEE
More informationComparison of pre-backoff and post-backoff procedures for IEEE distributed coordination function
Comparison of pre-backoff and post-backoff procedures for IEEE 802.11 distributed coordination function Ping Zhong, Xuemin Hong, Xiaofang Wu, Jianghong Shi a), and Huihuang Chen School of Information Science
More informationModified Welch Power Spectral Density Computation with Fast Fourier Transform
Modified Welch Power Spectral Density Computation with Fast Fourier Transform Sreelekha S 1, Sabi S 2 1 Department of Electronics and Communication, Sree Budha College of Engineering, Kerala, India 2 Professor,
More informationFPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression
FPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression Divakara.S.S, Research Scholar, J.S.S. Research Foundation, Mysore Cyril Prasanna Raj P Dean(R&D), MSEC, Bangalore Thejas
More informationResearch Article International Journal of Emerging Research in Management &Technology ISSN: (Volume-6, Issue-8) Abstract:
International Journal of Emerging Research in Management &Technology Research Article August 27 Design and Implementation of Fast Fourier Transform (FFT) using VHDL Code Akarshika Singhal, Anjana Goen,
More informationA High-Speed FPGA Implementation of an RSD-Based ECC Processor
RESEARCH ARTICLE International Journal of Engineering and Techniques - Volume 4 Issue 1, Jan Feb 2018 A High-Speed FPGA Implementation of an RSD-Based ECC Processor 1 K Durga Prasad, 2 M.Suresh kumar 1
More informationTwiddle Factor Transformation for Pipelined FFT Processing
Twiddle Factor Transformation for Pipelined FFT Processing In-Cheol Park, WonHee Son, and Ji-Hoon Kim School of EECS, Korea Advanced Institute of Science and Technology, Daejeon, Korea icpark@ee.kaist.ac.kr,
More informationSystolic Arrays. Presentation at UCF by Jason HandUber February 12, 2003
Systolic Arrays Presentation at UCF by Jason HandUber February 12, 2003 Presentation Overview Introduction Abstract Intro to Systolic Arrays Importance of Systolic Arrays Necessary Review VLSI, definitions,
More informationOpen Access Hardware Implementation of Fir Filter Based on Number-theoretic Fast Fourier Transform in Residue Number System
Send Orders for Reprints to reprints@benthamscience.net Open Engineering Sciences Journal, 2014, 1, 1-6 1 Open Access Hardware Implementation of Fir Filter Based on Number-theoretic Fast Fourier Transform
More informationDESIGN OF HYBRID PARALLEL PREFIX ADDERS
DESIGN OF HYBRID PARALLEL PREFIX ADDERS S. Sadiq Basha Dept. of ECE Vemu Institute of Technology Chittor,A.P Sadiqbasha4u@gmail.com H. Chandra Sekhar Associate Professor, ECE Vemu Institute of Technology
More informationA New Algorithm for Weighted Order Statistics Operations
A ew Algorithm for Weighted Order Statistics Operations A. Gasteratos and I. Andreadis Laboratory of Electronics Section of Electronics and Information Systems Technology Department of Electrical and Computer
More informationAlgorithms for Discrete Fourier Transform and Convolution
Algorithms for Discrete Fourier Transform and Convolution Second Edition Springer Science+Business Media, LLC Signal Processing and Digital Filtering Synthetic Aperture Radar J.P. Fitch Multiplicative
More informationDistributed Compressed Estimation Based on Compressive Sensing for Wireless Sensor Networks
Distributed Compressed Estimation Based on Compressive Sensing for Wireless Sensor Networks Joint work with Songcen Xu and Vincent Poor Rodrigo C. de Lamare CETUC, PUC-Rio, Brazil Communications Research
More informationMANY image and video compression standards such as
696 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL 9, NO 5, AUGUST 1999 An Efficient Method for DCT-Domain Image Resizing with Mixed Field/Frame-Mode Macroblocks Changhoon Yim and
More informationLOW-POWER SPLIT-RADIX FFT PROCESSORS
LOW-POWER SPLIT-RADIX FFT PROCESSORS Avinash 1, Manjunath Managuli 2, Suresh Babu D 3 ABSTRACT To design a split radix fast Fourier transform is an ideal person for the implementing of a low-power FFT
More informationIMPLEMENTATION OF AN ADAPTIVE FIR FILTER USING HIGH SPEED DISTRIBUTED ARITHMETIC
IMPLEMENTATION OF AN ADAPTIVE FIR FILTER USING HIGH SPEED DISTRIBUTED ARITHMETIC Thangamonikha.A 1, Dr.V.R.Balaji 2 1 PG Scholar, Department OF ECE, 2 Assitant Professor, Department of ECE 1, 2 Sri Krishna
More informationFILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS. Waqas Akram, Cirrus Logic Inc., Austin, Texas
FILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS Waqas Akram, Cirrus Logic Inc., Austin, Texas Abstract: This project is concerned with finding ways to synthesize hardware-efficient digital filters given
More informationSTATE SPACE MODELING OF 2-D RECURSIVE DIGITAL FILTERS
STTE SPCE MODELING OF -D RECURSIVE DIGITL FILTERS Stela ngelova Stefanova Technology School Electronic System associated with the Technical University of Sofia, Mladost, 750 Sofia, Bulgaria, +359 8750040,
More informationVLSI Implementation of Parallel CRC Using Pipelining, Unfolding and Retiming
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 (May. Jun. 203), PP 66-72 e-issn: 239 4200, p-issn No. : 239 497 VLSI Implementation of Parallel CRC Using Pipelining, Unfolding
More informationStreamlined real-factor FFTs
18th European Signal Processing Conference (EUSIPCO-010 Aalborg, Denmark, August 3-7, 010 Streamlined real-factor FFTs Mohammed Zafar Ali Khan ICSL IIT, Hyderabad-5005,India Email: zafar@iith.ac.in Shaik
More informationMULTIPLIERLESS HIGH PERFORMANCE FFT COMPUTATION
MULTIPLIERLESS HIGH PERFORMANCE FFT COMPUTATION Maheshwari.U 1, Josephine Sugan Priya. 2, 1 PG Student, Dept Of Communication Systems Engg, Idhaya Engg. College For Women, 2 Asst Prof, Dept Of Communication
More informationA Novel Design of 32 Bit Unsigned Multiplier Using Modified CSLA
A Novel Design of 32 Bit Unsigned Multiplier Using Modified CSLA Chandana Pittala 1, Devadas Matta 2 PG Scholar.VLSI System Design 1, Asst. Prof. ECE Dept. 2, Vaagdevi College of Engineering,Warangal,India.
More informationImplementation of a Low Power Decimation Filter Using 1/3-Band IIR Filter
Implementation of a Low Power Decimation Filter Using /3-Band IIR Filter Khalid H. Abed Department of Electrical Engineering Wright State University Dayton Ohio, 45435 Abstract-This paper presents a unique
More informationAll-port Total Exchange in Cartesian Product Networks
All-port Total Exchange in Cartesian Product Networks Vassilios V. Dimakopoulos Dept. of Computer Science, University of Ioannina P.O. Box 1186, GR-45110 Ioannina, Greece. Tel: +30-26510-98809, Fax: +30-26510-98890,
More informationVance Faber, CIC-3 Jonathan Bradley, CIC-3 C. Brislawn, CIC-3 Randy Dougherty, CIC-3 Michael Hawrylycz, CIC
LA-UR-96-1 8 8 7 Title: Wavelet Theory and Its Applications Author@): Vance Faber, CIC-3 Jonathan Bradley, CIC-3 C. Brislawn, CIC-3 Randy Dougherty, CIC-3 Michael Hawrylycz, CIC Submitted to: DOE Office
More informationOptimization of Vertical and Horizontal Beamforming Kernels on the PowerPC G4 Processor with AltiVec Technology
Optimization of Vertical and Horizontal Beamforming Kernels on the PowerPC G4 Processor with AltiVec Technology EE382C: Embedded Software Systems Final Report David Brunke Young Cho Applied Research Laboratories:
More informationImplementation of A Optimized Systolic Array Architecture for FSBMA using FPGA for Real-time Applications
46 IJCSNS International Journal of Computer Science and Network Security, VOL.8 No.3, March 2008 Implementation of A Optimized Systolic Array Architecture for FSBMA using FPGA for Real-time Applications
More informationVALIDATING AN ANALYTICAL APPROXIMATION THROUGH DISCRETE SIMULATION
MATHEMATICAL MODELLING AND SCIENTIFIC COMPUTING, Vol. 8 (997) VALIDATING AN ANALYTICAL APPROXIMATION THROUGH DISCRETE ULATION Jehan-François Pâris Computer Science Department, University of Houston, Houston,
More informationSynthesis of DSP Systems using Data Flow Graphs for Silicon Area Reduction
Synthesis of DSP Systems using Data Flow Graphs for Silicon Area Reduction Rakhi S 1, PremanandaB.S 2, Mihir Narayan Mohanty 3 1 Atria Institute of Technology, 2 East Point College of Engineering &Technology,
More informationAn Efficient Design of Sum-Modified Booth Recoder for Fused Add-Multiply Operator
An Efficient Design of Sum-Modified Booth Recoder for Fused Add-Multiply Operator M.Chitra Evangelin Christina Associate Professor Department of Electronics and Communication Engineering Francis Xavier
More informationSystolic Arrays for Reconfigurable DSP Systems
Systolic Arrays for Reconfigurable DSP Systems Rajashree Talatule Department of Electronics and Telecommunication G.H.Raisoni Institute of Engineering & Technology Nagpur, India Contact no.-7709731725
More informationDesign Single and Multiple Errors Correction Block Codes
Design Single and Multiple Errors Correction Block Codes Zahraa Raad Mayoof Hajiyat Faculty of Engineering Technology & Built Environment, Department of Electrical and Electronic Engineering, B.Eng (Hons)
More informationA fuzzy k-modes algorithm for clustering categorical data. Citation IEEE Transactions on Fuzzy Systems, 1999, v. 7 n. 4, p.
Title A fuzzy k-modes algorithm for clustering categorical data Author(s) Huang, Z; Ng, MKP Citation IEEE Transactions on Fuzzy Systems, 1999, v. 7 n. 4, p. 446-452 Issued Date 1999 URL http://hdl.handle.net/10722/42992
More informationSpeed-up of Parallel Processing of Divisible Loads on k-dimensional Meshes and Tori
The Computer Journal, 46(6, c British Computer Society 2003; all rights reserved Speed-up of Parallel Processing of Divisible Loads on k-dimensional Meshes Tori KEQIN LI Department of Computer Science,
More informationISSN: [Keswani* et al., 7(1): January, 2018] Impact Factor: 4.116
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY AUTOMATIC TEST CASE GENERATION FOR PERFORMANCE ENHANCEMENT OF SOFTWARE THROUGH GENETIC ALGORITHM AND RANDOM TESTING Bright Keswani,
More informationRamasamy Krishnan Boeing Electronics High Technology Center Seattle, Washington
Conventional Binary Number System (BNS) versus Residue Number System (RNS) Digital Signal processing Architecture Suitable for Complex Digital Filtering Ramasamy Krishnan Boeing Electronics High Technology
More informationRectangular Matrix Multiplication Revisited
JOURNAL OF COMPLEXITY, 13, 42 49 (1997) ARTICLE NO. CM970438 Rectangular Matrix Multiplication Revisited Don Coppersmith IBM Research, T. J. Watson Research Center, Yorktown Heights, New York 10598 Received
More informationClosed Pattern Mining from n-ary Relations
Closed Pattern Mining from n-ary Relations R V Nataraj Department of Information Technology PSG College of Technology Coimbatore, India S Selvan Department of Computer Science Francis Xavier Engineering
More informationDesign of an Efficient Architecture for Advanced Encryption Standard Algorithm Using Systolic Structures
Design of an Efficient Architecture for Advanced Encryption Standard Algorithm Using Systolic Structures 1 Suresh Sharma, 2 T S B Sudarshan 1 Student, Computer Science & Engineering, IIT, Khragpur 2 Assistant
More informationTHE discrete cosine transform (DCT) and discrete sine
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 52, NO. 6, JUNE 2005 1125 Systolic Algorithms a Memory-Based Design Approach for a Unified Architecture for the Computation of DCT/DST/IDCT/IDST
More informationOPTIMIZING THE POWER USING FUSED ADD MULTIPLIER
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 11, November 2014,
More informationAnalytical Evaluation of the 2D-DCT using paralleling processing
Analytical Evaluation of the D-DCT using paralleling processing Angela Di Serio Universidad Simón Bolívar Departamento de Computación y Tecnología de la Información Apartado 89000. Caracas, Venezuela One
More informationAdaptive FIR Filter Using Distributed Airthmetic for Area Efficient Design
International Journal of Scientific and Research Publications, Volume 5, Issue 1, January 2015 1 Adaptive FIR Filter Using Distributed Airthmetic for Area Efficient Design Manish Kumar *, Dr. R.Ramesh
More informationReduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs P. Kollig B. M. Al-Hashimi School of Engineering and Advanced echnology Staffordshire University Beaconside, Stafford
More informationOntology Extraction from Heterogeneous Documents
Vol.3, Issue.2, March-April. 2013 pp-985-989 ISSN: 2249-6645 Ontology Extraction from Heterogeneous Documents Kirankumar Kataraki, 1 Sumana M 2 1 IV sem M.Tech/ Department of Information Science & Engg
More informationAnu Kalidas Muralidharan Pillai and Håkan Johansson
2014 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP) A SUB-BAND BASED RECONSTRUCTOR FOR M-CHANNEL TIME-INTERLEAVED ADCS WITH MISSING SAMPLES Anu Kalidas Muralidharan Pillai
More informationCode Generation for TMS320C6x in Ptolemy
Code Generation for TMS320C6x in Ptolemy Sresth Kumar, Vikram Sardesai and Hamid Rahim Sheikh EE382C-9 Embedded Software Systems Spring 2000 Abstract Most Electronic Design Automation (EDA) tool vendors
More informationAn Efficient High Speed VLSI Architecture Based 16-Point Adaptive Split Radix-2 FFT Architecture
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X An Efficient High Speed VLSI Architecture Based 16-Point Adaptive Split Radix-2 FFT
More informationMRPF: An Architectural Transformation for Synthesis of High-Performance and Low-Power Digital Filters
MRPF: An Architectural Transformation for Synthesis of High-Performance and Low-Power Digital Filters Hunsoo Choo, Khurram Muhammad, Kaushik Roy Electrical & Computer Engineering Department Texas Instruments
More informationMCM Based FIR Filter Architecture for High Performance
ISSN No: 2454-9614 MCM Based FIR Filter Architecture for High Performance R.Gopalana, A.Parameswari * Department Of Electronics and Communication Engineering, Velalar College of Engineering and Technology,
More informationLOW COMPLEXITY SUBBAND ANALYSIS USING QUADRATURE MIRROR FILTERS
LOW COMPLEXITY SUBBAND ANALYSIS USING QUADRATURE MIRROR FILTERS Aditya Chopra, William Reid National Instruments Austin, TX, USA Brian L. Evans The University of Texas at Austin Electrical and Computer
More informationON SYSTOLIC CONTRACTIONS OF PROGRAM GRAPHS
ON SYSTOLIC CONTRACTIONS OF PROGRAM GRAPHS Weicheng Shen Department of Electrical Engineering University of New Hampshire Durham, NH 03824-3591 A. Yavuz Oruç Electrical, Computer, and Systems Engineering
More informationDesign of High Speed Modulo 2 n +1 Adder
Design of High Speed Modulo 2 n +1 Adder M. Varun M. Tech, Student Department of ECE Vardhaman College of Engineering M. Nagarjuna Assistant Professor Department of ECE Vardhaman College of Engineering
More informationIN THIS paper we describe the application of subband
IEEE TRANSACTIONS ON SPEECH AND AUDIO PROCESSING, VOL. 6, NO. 2, MARCH 1998 143 Subband Adaptive Filtering for Acoustic Echo Control Using Allpass Polyphase IIR Filterbanks Patrick A. Naylor, Member, IEEE,
More informationA Genetic Algorithm for the Optimisation of a Reconfigurable Pipelined FFT Processor
A Genetic Algorithm for the Optimisation of a Reconfigurable Pipelined FFT Processor Nasri Sulaiman and Tughrul Arslan Department of Electronics and Electrical Engineering The University of Edinburgh Scotland
More information