source managemen, naming, proecion, and service provisions. This paper concenraes on he basic processor scheduling aspecs of resource managemen. 2 The
|
|
- Chester Porter
- 6 years ago
- Views:
Transcription
1 Virual Compuers A New Paradigm for Disribued Operaing Sysems Banu Ozden y Aaron J. Goldberg Avi Silberschaz z 600 Mounain Ave. AT&T Bell Laboraories Murray Hill, NJ Absrac The virual compuers (VC) paradigm enables he incorporaion of predicabiliy and choice ino he design of an operaing sysem. Predicabiliy refers o he abiliy of he sysem o provide each user wih a compuing environmen whose performance is independen of he behavior of oher users. Choice refers o he abiliy of a user o selec a compuer sysem ha mees ha user's specicaions, needs or budge. In his paper, we inroduce his new paradigm and show how he VC paradigm can be incorporaed ino he processor scheduling, and how he on-line schedulers can be eecively implemened. 1 Inroducion Personal compuers provide wo aracive feaures ha are negleced in oday's disribued operaing sysems predicabiliy and choice. Predicabiliy is he abiliy of he sysem o provide each user wih a compuing environmen whose performance is independen ofhebehavior of oher users. Choice refers o he abiliy of a user o selec a compuer sysem ha mees ha user's specicaions, needs or budge. We refer o he pair of feaures as ownership, since hese wo feaures ogeher represen he righs of he compuer owner. The research of Banu Ozden and Avi Silberschaz was suppored in par by he Texas Advanced Research Program under Gran No. ATP-209, he Naional Science Foundaion under Gran Nos. IRI and IRI , and grans from he IBM and Hewle-Packard corporaions. y A PhD candidae in he Deparmen of Compuer and Elecrical Engineering a he Universiy of Texas a Ausin where he work was done. z On leave from he Deparmen of Compuer Sciences, a he Universiy of Texas a Ausin, where he work was done. In order o incorporae he concep of ownership ino operaing sysems, we propose he virual compuers (VC) paradigm. In a sysem based on he VC paradigm, each user is promised a given qualiy of service, and he sysem seeks o provide each user wih a leas he level of service promised. One can view he service promised o a user as a virual compuer owned by ha user. Ulimaely, a user should receive he promised service independen ofhe number of users accessing he sysem, he locaion where he acual execuion akes place, and where he user accesses he sysem. The users may bepromised a dieren level of service of heir choice corresponding o a dieren \ype" of virual compuer, and each user may own more han one virual compuer. The VC paradigm enables coexisence of virual compuers wih dieren scheduling algorihms, which is imporan for he simulaneous handling of applicaions ha require dieren scheduling policies (e.g., mulimedia applicaions ha require real-ime scheduling can coexis wih convenional applicaions). The VC paradigm can be realized on disribued sysems based on various sysem models including he processor-pool model, he worksaion model, and he ime-shared compuers model. By providing he users of a disribued sysem wih he desirable properies of personal compuers predicabiliy and choice he VC paradigm encourages he users o use a disribued sysem as well as o share heir compuers wih ohers. Furhermore, applying he VC paradigm o a single-user sysem provides he user wih more han one virual compuer wih dieren specicaions, and applying i o ime-sharing sysems enables sharing resources predicably among users. A sysem based on he VC paradigm will be referred o as a VC sysem. In order o implemen avc sysem, some of he issues in he design of a disribued operaing sysem mus be reconsidered including re-
2 source managemen, naming, proecion, and service provisions. This paper concenraes on he basic processor scheduling aspecs of resource managemen. 2 The VC Paradigm In a VC sysem, each user owns one or more imaginary compuers virual compuers. The virual compuer is only a descripion of a compuer and may no correspond o any real compuer in he sysem. The descripion includes he CPU ype (CPU speed, ec.) and a local scheduling algorihm (e.g., rs come rs served, round robin, earlies deadline rs). The real compuers used in a VC sysem may beworksaions, muliprocessors or mainframes depending on he sysem model. For our purpose, he sysem simply consiss of a se P = fp 1 P 2 ::: Pmg of processors. Le V = fv 1 V 2 ::: Vng be he se of virual compuers. The virual compuers may dier in erms of heir specicaion. Assignmen of dieren virual compuers o users will usually depend on facors such as user's needs, senioriy, and budge. Suppose ha ask Ti submied o a virual compuer is execued on a compuer which isequivalen o he virual compuer. Such an execuion is referred o as he execuion on he virual compuer. The absrac execuion of a ask Ti on a virual compuer can be characerized by wo aribues: arrival ime ai and compleion ime ci on he virual compuer. The arrival ime is he ime when Ti is submied o he sysem. The compleion ime is he ime when Ti would have been compleed if i were execued on a real compuer equivalen o he virual compuer. Clearly, ci depends on he local scheduling algorihm of he virual compuer, he lengh of he ask Ti, and he load of he virual compuer. We denoe he acual compleion ime of Ti in he sysem by ci. We model periodic asks as a sequence of independen asks wih separae arrival imes and compleion imes. A VC sysem seeks o guaranee predicable performance o each user. We dene he predicable performance in erms of he performance which he user could have obained on he corresponding virual compuer. However, i is no sucien o guaranee predicable performance in erms of ypical performance measures, such asheaverage response ime and he average hroughpu 1. This is because individual asks 1 The average response ime a ime is he raio of he sum of response imes (c i ; a i ) of all he asks compleed before and a o he number of asks compleed. The hroughpu in a given ime inerval is he number of asks compleed in ha inerval. We divide he ime axis ino inervals of size and submied o a virual compuer can be delayed far beyond heir compleion imes on he virual compuer, even if he average performance on he sysem is beer han he average performance on he virual compuer. Since cumulaive performance measures do no adequaely address predicabiliy, he VC paradigm is based on sronger guaranees so ha he performance of each individual ask will be predicable. Such guaranees can be expressed in erms of deadlines. Hence, each ask Ti is assigned a deadline di which is he ime by which Ti mus complee. The assignmen of deadlines depends on he he level of service guaranees. Various ypes of VC sysems can be dened, each wih dieren levels of guaranees. The ypes of VC sysems and, hence, he assignmen of he deadlines is discussed in Secion 3. AVC sysem is a se of asks T = ft 1 T 2 ::: Tkg ha mus be acually scheduled on P under he consrains ai and di for each ask. In pracice, here may befurher consrains on asks. For example, a resource consrainmay be needed o specify on which processor(s) a ask can be execued (e.g., if he ask is a high bandwidh ineracive applicaion such asa 3D CAD ool), hen i may be consrained o execue on he processor ha is conneced o he graphical display). In his paper, we consider only he ime consrains. 3 VC Sysem Types AVC sysem seeks o provide each user wih a level of service which is proporional o he one ha could have been obained on he user's virual compuer. Each level of service denes a dieren ype of a VC sysem. The discussions in his paper are conned o he following sysem ypes: The sric VC sysem, he average VC sysem, and he bounded VC sysem. The se of schedules for a bounded VC sysem conains he se of schedules for he average VC sysem, and he se of schedules for he average VC sysem conains he se schedules for he sric VC sysem. 3.1 Sric VC Sysem AsricVC sysem provides each user wih a service which is a leas as good as he one on he virual compuer. For each ask, he consrain ha he compleion ime of he ask will be less han or equal o dene he average hroughpu a ime as he average over b c ime inervals.
3 average response ime average hroughpu average response ime average hroughpu on he virual compuer on he sysem on he sysem on he sysem on he virual compuer on he virual compuer on he sysem on he virual compuer Figure 1: The average response ime and hroughpu for he asks submied o a virual compuer in a sric VC sysem. he compleion ime of he ask on he virual compuer is imposed. This consrain can be expressed by selecing he deadline for each ask Ti as: di =ci AsricVC sysem schedules all he asks in T so ha hey mee heir ime consrains. We refer o schedules generaed by asricvc sysem as sricly feasible. The average response ime for each user will be less han or equal o he average response ime ha could have been obained on his virual compuer a any given ime (see Figure 1). Similarly, he average hroughpu for he user will be greaer han or equal o he average hroughpu on he virual compuer a any given ime. Obviously, he deadline of a ask depends on he lengh of he ask, CPU speed, he local scheduling algorihm, and he load of he virual compuer. Since he load changes dynamically, for some local scheduling algorihms, he deadline of a ask is no xed a he arrival ime, even if he lengh of he ask is known. 3.2 Average VC Sysem An average VC sysemprovides each userwihalevel of service which is, on average, a leas as good as ha on he virual compuer while mainaining he delayof each individual ask bounded. Specically, an average VC sysem assumes a ime inerval and requires ha: 1. The average hroughpu of asks submied o a virual compuer will be greaer han or equal o he average hroughpu on he virual compuer a he end of every ime inerval of lengh : 2. Each individual ask can be delayed a mos : This consrain can be expressed by di = d c i e [in seonds] Figure 2: The average response ime and hroughpu for he asks submied o a virual compuer in an average VC sysem. for each ask Ti: This consrain disallows inerchanging he compleion imes of any wo asks compleed on he virual compuer in dieren ime inervals. For example, suppose ha ask Ti is compleed on he virual compuer in ime inerval [k (k +1) ) and ask Tj compleed on he virual compuer in ime inerval [(k + l) (k + l +1) ) : The average hroughpu will be equal o he average hroughpu on he virual compuer, if Ti complees in ime inerval [(k + l) (k + l +1) ) and Tj in [k (k +1) ) : An average VC sysem disallows such cases. An average VC sysem schedules all he asks in T so ha hey mee heir ime consrains. We refer o schedules generaed by an average VC sysem as average feasible. If a schedule is sricly feasible, i is also average feasible. However, he converse is no rue. The average response ime for asks submied o a virual compuer will be eiher less han or equal he sum of and he average response ime on he virual compuer a any given ime, whereas he average hroughpu for he asks submied o a virual compuer will be always greaer han or equal o he one on he virual compuer a any muliples of seconds (see Figure 2). 3.3 Bounded VC Sysem In many circumsances, a user will olerae delay if his asks are delayed by a known bound. This delay can be imposed by he sysem o express he upper bound of he delay ha a ask can experience. In a bounded VC sysem, he deadlines are assigned as di =ci + bi where bi is eiher a consan or a funcion (of eiher ime, or response ime on he virual compuer or he
4 sricly feasible schedules average feasible schedules bounded feasible schedules Figure 3: The conainmen relaion beween sricly, average and bounded feasible schedules. load of he sysem) bounded by a consan from above (i.e., bi is less han or equal o a consan). A bounded VC sysem schedules all he asks in T so ha hey mee heir ime consrains. We refer o schedules generaed by a bounded VC sysem as bounded feasible. If a schedule is average feasible, i is also bounded feasible. However, he converse is no rue. Figure 3 illusraes he conainmen relaion beween sricly, average and bounded feasible schedules of a given ask se. Suppose ha he maximum bi for he asks submied o a virual compuer is bmax. A any given ime, he average response ime for hese asks will be eiher on or below he sum of bmax and he average response ime ha could have obained on he virual compuer. Suppose ha over k ime inervals he average hroughpu on he virual compuer is a k,henhe average hroughpu for he asks submied o virual compuer will be eiher less han or equal o a k+d bmax This ype of he VC sysem is called bounded, since he guaraneed performance o each user has a lower bound below he performance on he virual compuer o wihin a consan facor (see Figure 4). 4 Scheduling in VC Sysems The primary goal of scheduling in a VC sysemiso mee he VC consrains. In his secion, we presen on-line feasible scheduling algorihms for uniprocessor and muliprocessor VC sysems. In his paper, we make a number of simplifying assumpions. We assume ha he cos of saring, resaring and killing aaskonany processor is negligible. We assumeha asks are muually independen, preempable, and he cos of preempion is negligible. We assume ha e. average response ime bound on he virual compuer on he sysem average hroughpu on he sysem on he virual compuer bound Figure 4: The average response ime and hroughpu for he asks submied o a virual compuer in a bounded VC sysem. asks are compuaion inensive and only consider processing resources (CPUs). Tha is, we assume ha he sysem always has sucien amouns of oher resources such as memory, secondary sorage, and nework bandwidh. We assume ha he processors are idenical and ha he local scheduling algorihm of all virual compuers is FCFS. We are currenly exending our resuls o allow he virual compuers o employe dieren local scheduling algorihms (e.g., xed prioriy, deadline-based algorihms, and round-robin). 4.1 Feasible Scheduler for Uniprocessor VC Sysems We rs examine on-line feasible schedulers for uniprocessor VC sysems where he real processor is a leas n imes faser han he CPUs of he virual compuers 2. If he clock rae of he processor is c, hen he clock rae of he virual compuer will be b c nc. For example, consider a uniprocessor VC sysem where he clock rae of he processor is 100 MHz and he number of virual compuers is four. The clock rae of virual compuers will be 25 MHz. We know ha here is always a feasible schedule ha can be obained on-line wihou knowing any characerisics of he asks wih he following algorihm. The processor ime is divided ino ime slices of lengh n c which in urn is divided ino n subslices of lengh 1 c : One subslice of each ime slice is reserved for a virual compuer. A subslice of a ime slice is allocaed o any virual compuer which is busy during his or a previous subslice of he same ime slice, and which has no ye assigned o a subslice in his ime slice. We refer o his algorihm as reservaion wih smalles ime slice. This algorihm is sricly feasible, 2 This means ha he clock of he real processor icks a leas n imes in he ime when he imaginary clock of virual compuer icks once.
5 Virual Compuer Task ai li di V 1 T V 2 T Figure 5: Tasks characerisics in Proof of Theorem 2. if we assume ha a mos one ask will arrive inany given subslice. However, his algorihm is no pracical due o he frequency of decision poins and he cos of conex swiching. Therefore, we mus search for a more pracical algorihm ha has less frequen decision poins, and herefore yields less conex swiches. One such algorihm is he earlies deadline rs (EDF) algorihm, which a each decision poin execues he ask wih he earlies deadline, and breaks ies arbirarily. Theorem 1: Consider a uniprocessor VC sysem. If ask lenghs are known, hen he EDF algorihm is sricly feasible. Proof: Since he local scheduling algorihm is FCFS and lengh of asks are known, he compleion imes of he asks on he virual compuers, hence, he deadlines for a sric VC sysem are xed and known a he ask arrival ime. I was shown ha he EDF algorihm is opimal in he sense if here exiss a feasible schedule, hen he EDF algorihm generaes a feasible schedule [?]. Since on a uniprocessor VC sysem here exiss always a schedule, he EDF algorihm is feasible. 2 Theorem 2: Consider a uniprocessor VC sysem. If he lengh of asks are no known, hen he only sricly feasible scheduling algorihms are hose ha have a decision poin aevery clock ick. Proof: The proof relies on he fac ha for any scheduling algorihm ha sequences asks in agiven order wihou knowledge of ask lenghs, one can nd a ask se for which he algorihm fails. Consider a uniprocessor VC sysem wih wo virual compuers and assume he ask se depiced in Figure 5, where li denoes he lengh of ask Ti on he real processor. Noe ha he ype of he local scheduling algorihm of he virual compuers does no aec he example, since only one ask is submied o each virual compuer. There are hree possible ways of sequencing hese asks on he uniprocessor. The sequence depiced in Figure 6 is no a feasible schedule. Since he scheduler does no know he lengh of asks, all asks appear o be he same o he scheduler. Thus, if a scheduler algorihm execues asks of virual compuers in agiven order, one can always nd anoher se of asks for which he algorihm fails. 2 Theorem 2 demonsraes ha here can be no ef- cien sricly feasible scheduling algorihm if asks lenghs are no known. However, here exiss an average feasible scheduling algorihm for a uniprocessor VC sysem. One such algorihm is he reservaion wih axed ime slice (RFT) which wepresen below. AFIFO queue is mainained for each virual compuer. The lengh of ime slice is denoed by 0 : During each period of lengh 0, each virual compuer is reserved a mos 0 n ime unis on he processor. A color, which is whie iniially, is associaed wih each virual compuer o indicae wheher a virual compuer has uilized all he ime reserved for iself during a ime slice. If so, he color of he virual compuer becomes red, else i remains whie. During each period of lengh 0, he scheduler execues he rs available ask from a whie queue unil he remaining reserved cycles for his virual compuer are nished or he ask complees, which ever is rs. In he rs case, he color of he virual compuer is changed o red. If he ask is no compleed, hen i is placed a he head of he queue. A heendofeach period, all colors are se o whie. Theorem 3: For a uniprocessor VC sysem, he RFT wih a ime slice of lengh 0 is an average feasible scheduler over ime inervals of lengh 0 : Proof: The algorihm delays each ask a mos 0 unis of ime. However, he number of asks compleed in each period is he same as he one on he virual compuer Feasible Scheduler for Muliprocessor VC Sysems In his paper, we only consider muliprocessor VC sysems where he number of real processors is equal o or greaer han he number of virual compuers, and he real processors and virual compuers have idenical speed, whereas in [?] we cover heerogeneous virual compuers. In such a sysem, here exiss always a sricly feasible schedule which can be obained online wihou knowing he characerisics of he asks by assigning each virual compuer o a processor, and 0 T 2 Figure 6: A nonfeasible schedule used in Theorem 2. 2 T 1 3
6 Virual Compuer Task ai li di V 1 T V 1 T V 2 T Figure 7: Tasks characerisics in Example 1. execuing all asks of he virual compuer on he same processor. However, his scheduler wases idle cycles. Therefore, we search for on-line scheduling algorihms ha uilize he idle cycles and remains sill feasible. One such algorihm is he leas laxiy rs (LLF) algorihm which a each decision poin execues he ask wih he minimum laxiy. The laxiy of a ask a agiven ime is he dierence beween he elapsed ime o he deadline of he ask and he remaining lengh of he ask. Ties are broken arbirarily. The feasibiliy of his algorihm is based on he assumpions ha he cos of he migraion is negligible. Theorem 4: Consider a muliprocessor VC sysem. If he local scheduling algorihms of he virual compuers are FCFS and ask lenghs are known, hen he LLF algorihm is sricly feasible. Proof: A anygiven ime, here can be a mos n asks wih zero laxiy. Since here are a leas n processors, all asks wih zero laxiy will always be scheduled. Hence, each ask will complee by is deadline. 2 In he case where he cos of migraion is no negligible, hen he LLF algorihm can be modied as follows. A any decision poin, if selecion of he leas laxiy ask for execuion preemps a ask, ha ask is killed and requeued a he head of he queue of he corresponding virual compuer. We call his algorihm he leas laxiy rs wih resars (LLFR). Theorem 5: Consider a muliprocessor VC sysem where he cos of migraion is no negligible. If he local scheduling algorihms of he virual compuers are FCFS and ask lenghs are known, hen he LLRF algorihm is sricly feasible. Proof: Since here can be a mos n asks wih zero laxiy, aany given ime, he ask which is killed and will be resared a a fuure ime canno have zero laxiy a he ime i is killed. 2 If ask lenghs are no known, average or bounded feasible schedulers can be derived [?]. InaVC sysem, he primary goal of he scheduling is o mee he VC consrains. The secondary goal is o opimize a secondary performance meric subjec o meeing deadlines. A scheduling algorihm is said o be opimal if i opimizes he secondary performance crierion subjec o VC consrains. Hence, an opimal scheduler chooses he bes among he feasible schedules. Derivaion of opimal schedulers for a given secondary performance meric is beyond he scope of his paper. 5 Comparison o Disribued and Real Time Sysems In his secion, we highligh he main dierences beween scheduling in VC sysems and radiional scheduling in disribued and real ime sysems. In radiional general-purpose disribued operaing sysems, he common performance crieria are average hroughpu, average response ime, and idle processor cycles [?,?,?,?,?,?,?,?,?]. However, he noion of providing predicable performance o each user is no emphasized. Below, we presen examples o demonsrae ha algorihms which balance load, minimize average response ime, or minimize idle cycles do no simulaneously saisfy he ime consrains ha he VC paradigm imposes on asks (despie he fac ha here is a schedule ha mees hese consrains). In all he examples, a sric VC sysem wih wo virual compuers (V 1 and V 2 ) and wo processors (P 1 and P 2 ) is used. The processing speeds of he real processors and virual compuers are idenical. The deadlines of asks are assigned by he a sric VC sysem. Example 1: Consider he hree asks in Figure 7 where T 1 and T 2 are submied o V 1 and T 3 is submied o V 2. Figure 7 gives he ask arrival imes (ai), lenghs (li) and deadlines (di where di = ci). Suppose ha sysem balances load on he processors P 1 and P 2 : Figure 8 depics he schedule on processors P 1 and P 2 under load balancing. As illusraed in Figure 8, ask T 3 misses he deadline imposed by a sric VC sysem, compleing a = 600 raher han = 400, alhough he LLF algorihm would have generaed a sricly feasible schedule. 2 Example 2: Consider he four asks wih he characerisics described in Figure??. Assume ha P 1 P T 1 T 3 T Figure 8: Schedule on P 1 and P 2 in Example 1.
Scheduling. Scheduling. EDA421/DIT171 - Parallel and Distributed Real-Time Systems, Chalmers/GU, 2011/2012 Lecture #4 Updated March 16, 2012
EDA421/DIT171 - Parallel and Disribued Real-Time Sysems, Chalmers/GU, 2011/2012 Lecure #4 Updaed March 16, 2012 Aemps o mee applicaion consrains should be done in a proacive way hrough scheduling. Schedule
More informationA time-space consistency solution for hardware-in-the-loop simulation system
Inernaional Conference on Advanced Elecronic Science and Technology (AEST 206) A ime-space consisency soluion for hardware-in-he-loop simulaion sysem Zexin Jiang a Elecric Power Research Insiue of Guangdong
More informationCoded Caching with Multiple File Requests
Coded Caching wih Muliple File Requess Yi-Peng Wei Sennur Ulukus Deparmen of Elecrical and Compuer Engineering Universiy of Maryland College Park, MD 20742 ypwei@umd.edu ulukus@umd.edu Absrac We sudy a
More information4. Minimax and planning problems
CS/ECE/ISyE 524 Inroducion o Opimizaion Spring 2017 18 4. Minima and planning problems ˆ Opimizing piecewise linear funcions ˆ Minima problems ˆ Eample: Chebyshev cener ˆ Muli-period planning problems
More informationUser Adjustable Process Scheduling Mechanism for a Multiprocessor Embedded System
Proceedings of he 6h WSEAS Inernaional Conference on Applied Compuer Science, Tenerife, Canary Islands, Spain, December 16-18, 2006 346 User Adjusable Process Scheduling Mechanism for a Muliprocessor Embedded
More informationAssignment 2. Due Monday Feb. 12, 10:00pm.
Faculy of rs and Science Universiy of Torono CSC 358 - Inroducion o Compuer Neworks, Winer 218, LEC11 ssignmen 2 Due Monday Feb. 12, 1:pm. 1 Quesion 1 (2 Poins): Go-ack n RQ In his quesion, we review how
More informationA Matching Algorithm for Content-Based Image Retrieval
A Maching Algorihm for Conen-Based Image Rerieval Sue J. Cho Deparmen of Compuer Science Seoul Naional Universiy Seoul, Korea Absrac Conen-based image rerieval sysem rerieves an image from a daabase using
More informationPerformance Evaluation of Implementing Calls Prioritization with Different Queuing Disciplines in Mobile Wireless Networks
Journal of Compuer Science 2 (5): 466-472, 2006 ISSN 1549-3636 2006 Science Publicaions Performance Evaluaion of Implemening Calls Prioriizaion wih Differen Queuing Disciplines in Mobile Wireless Neworks
More informationImplementing Ray Casting in Tetrahedral Meshes with Programmable Graphics Hardware (Technical Report)
Implemening Ray Casing in Terahedral Meshes wih Programmable Graphics Hardware (Technical Repor) Marin Kraus, Thomas Erl March 28, 2002 1 Inroducion Alhough cell-projecion, e.g., [3, 2], and resampling,
More informationLecture 18: Mix net Voting Systems
6.897: Advanced Topics in Crypography Apr 9, 2004 Lecure 18: Mix ne Voing Sysems Scribed by: Yael Tauman Kalai 1 Inroducion In he previous lecure, we defined he noion of an elecronic voing sysem, and specified
More informationAn Adaptive Spatial Depth Filter for 3D Rendering IP
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.3, NO. 4, DECEMBER, 23 175 An Adapive Spaial Deph Filer for 3D Rendering IP Chang-Hyo Yu and Lee-Sup Kim Absrac In his paper, we presen a new mehod
More informationVideo Content Description Using Fuzzy Spatio-Temporal Relations
Proceedings of he 4s Hawaii Inernaional Conference on Sysem Sciences - 008 Video Conen Descripion Using Fuzzy Spaio-Temporal Relaions rchana M. Rajurkar *, R.C. Joshi and Sananu Chaudhary 3 Dep of Compuer
More informationNEWTON S SECOND LAW OF MOTION
Course and Secion Dae Names NEWTON S SECOND LAW OF MOTION The acceleraion of an objec is defined as he rae of change of elociy. If he elociy changes by an amoun in a ime, hen he aerage acceleraion during
More informationOptimal Crane Scheduling
Opimal Crane Scheduling Samid Hoda, John Hooker Laife Genc Kaya, Ben Peerson Carnegie Mellon Universiy Iiro Harjunkoski ABB Corporae Research EWO - 13 November 2007 1/16 Problem Track-mouned cranes move
More informationThe Impact of Product Development on the Lifecycle of Defects
The Impac of Produc Developmen on he Lifecycle of Rudolf Ramler Sofware Compeence Cener Hagenberg Sofware Park 21 A-4232 Hagenberg, Ausria +43 7236 3343 872 rudolf.ramler@scch.a ABSTRACT This paper invesigaes
More informationComputer representations of piecewise
Edior: Gabriel Taubin Inroducion o Geomeric Processing hrough Opimizaion Gabriel Taubin Brown Universiy Compuer represenaions o piecewise smooh suraces have become vial echnologies in areas ranging rom
More informationPART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR
. ~ PART 1 c 0 \,).,,.,, REFERENCE NFORMATON CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONTOR n CONTROL DATA 6400 Compuer Sysems, sysem funcions are normally handled by he Monior locaed in a Peripheral
More informationImproving the Efficiency of Dynamic Service Provisioning in Transport Networks with Scheduled Services
Improving he Efficiency of Dynamic Service Provisioning in Transpor Neworks wih Scheduled Services Ralf Hülsermann, Monika Jäger and Andreas Gladisch Technologiezenrum, T-Sysems, Goslarer Ufer 35, D-1585
More informationQuantitative macro models feature an infinite number of periods A more realistic (?) view of time
INFINIE-HORIZON CONSUMPION-SAVINGS MODEL SEPEMBER, Inroducion BASICS Quaniaive macro models feaure an infinie number of periods A more realisic (?) view of ime Infinie number of periods A meaphor for many
More informationLess Pessimistic Worst-Case Delay Analysis for Packet-Switched Networks
Less Pessimisic Wors-Case Delay Analysis for Packe-Swiched Neworks Maias Wecksén Cenre for Research on Embedded Sysems P O Box 823 SE-31 18 Halmsad maias.wecksen@hh.se Magnus Jonsson Cenre for Research
More informationGauss-Jordan Algorithm
Gauss-Jordan Algorihm The Gauss-Jordan algorihm is a sep by sep procedure for solving a sysem of linear equaions which may conain any number of variables and any number of equaions. The algorihm is carried
More informationSTRING DESCRIPTIONS OF DATA FOR DISPLAY*
SLAC-PUB-383 January 1968 STRING DESCRIPTIONS OF DATA FOR DISPLAY* J. E. George and W. F. Miller Compuer Science Deparmen and Sanford Linear Acceleraor Cener Sanford Universiy Sanford, California Absrac
More informationShortest Path Algorithms. Lecture I: Shortest Path Algorithms. Example. Graphs and Matrices. Setting: Dr Kieran T. Herley.
Shores Pah Algorihms Background Seing: Lecure I: Shores Pah Algorihms Dr Kieran T. Herle Deparmen of Compuer Science Universi College Cork Ocober 201 direced graph, real edge weighs Le he lengh of a pah
More informationDelayed reservation decision in optical burst switching networks with optical buffers. Title. Li, GM; Li, VOK; Li, CY; Wai, PKA
Tile Delayed reservaion decision in opical burs swiching neworks wih opical buffers Auhor(s) Li, GM; Li, VOK; Li, CY; Wai, PKA Ciaion The 3rd nernaional Conference on Communicaions and Neworking in China
More informationAnnouncements For The Logic of Boolean Connectives Truth Tables, Tautologies & Logical Truths. Outline. Introduction Truth Functions
Announcemens For 02.05.09 The Logic o Boolean Connecives Truh Tables, Tauologies & Logical Truhs 1 HW3 is due nex Tuesday William Sarr 02.05.09 William Sarr The Logic o Boolean Connecives (Phil 201.02)
More informationHard Constant Bandwidth Server: Comprehensive Formulation and Critical Scenarios
Hard Consan Bandwidh Server: Comprehensive Formulaion and Criical Scenarios Alessandro Biondi, Alessandra Melani, Marko Berogna Scuola Superiore San Anna, Pisa, Ialy Universiy of Modena and Reggio Emilia,
More informationPacket Scheduling in a Low-Latency Optical Interconnect with Electronic Buffers
Packe cheduling in a Low-Laency Opical Inerconnec wih Elecronic Buffers Lin Liu Zhenghao Zhang Yuanyuan Yang Dep Elecrical & Compuer Engineering Compuer cience Deparmen Dep Elecrical & Compuer Engineering
More informationA Routing Algorithm for Flip-Chip Design
A Rouing Algorihm for Flip-hip Design Jia-Wei Fang, I-Jye Lin, and Yao-Wen hang, Graduae Insiue of Elecronics Engineering, Naional Taiwan Universiy, Taipei Deparmen of Elecrical Engineering, Naional Taiwan
More informationRestorable Dynamic Quality of Service Routing
QOS ROUTING Resorable Dynamic Qualiy of Service Rouing Murali Kodialam and T. V. Lakshman, Lucen Technologies ABSTRACT The focus of qualiy-of-service rouing has been on he rouing of a single pah saisfying
More informationEECS 487: Interactive Computer Graphics
EECS 487: Ineracive Compuer Graphics Lecure 7: B-splines curves Raional Bézier and NURBS Cubic Splines A represenaion of cubic spline consiss of: four conrol poins (why four?) hese are compleely user specified
More informationCOSC 3213: Computer Networks I Chapter 6 Handout # 7
COSC 3213: Compuer Neworks I Chaper 6 Handou # 7 Insrucor: Dr. Marvin Mandelbaum Deparmen of Compuer Science York Universiy F05 Secion A Medium Access Conrol (MAC) Topics: 1. Muliple Access Communicaions:
More informationSTEREO PLANE MATCHING TECHNIQUE
STEREO PLANE MATCHING TECHNIQUE Commission III KEY WORDS: Sereo Maching, Surface Modeling, Projecive Transformaion, Homography ABSTRACT: This paper presens a new ype of sereo maching algorihm called Sereo
More informationAutomatic Calculation of Coverage Profiles for Coverage-based Testing
Auomaic Calculaion of Coverage Profiles for Coverage-based Tesing Raimund Kirner 1 and Waler Haas 1 Vienna Universiy of Technology, Insiue of Compuer Engineering, Vienna, Ausria, raimund@vmars.uwien.ac.a
More informationDesign Alternatives for a Thin Lens Spatial Integrator Array
Egyp. J. Solids, Vol. (7), No. (), (004) 75 Design Alernaives for a Thin Lens Spaial Inegraor Array Hala Kamal *, Daniel V azquez and Javier Alda and E. Bernabeu Opics Deparmen. Universiy Compluense of
More informationAn Implementation of the PCP, SRP, D-PCP, M-PCP, and FMLP Real-Time Synchronization Protocols in LITMUS RT
An Implemenaion of he PCP, SRP, D-PCP, M-PCP, and FMLP Real-Time Synchronizaion Proocols in LITMUS RT Björn B. Brandenburg and James H. Anderson The Universiy of Norh Carolina a Chapel Hill Absrac We exend
More informationMIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch
CableCARD Power Swich General Descripion is designed o supply power o OpenCable sysems and CableCARD hoss. These CableCARDs are also known as Poin of Disribuion (POD) cards. suppors boh Single and Muliple
More informationParallel and Distributed Systems for Constructive Neural Network Learning*
Parallel and Disribued Sysems for Consrucive Neural Nework Learning* J. Flecher Z. Obradovi School of Elecrical Engineering and Compuer Science Washingon Sae Universiy Pullman WA 99164-2752 Absrac A consrucive
More informationSam knows that his MP3 player has 40% of its battery life left and that the battery charges by an additional 12 percentage points every 15 minutes.
8.F Baery Charging Task Sam wans o ake his MP3 player and his video game player on a car rip. An hour before hey plan o leave, he realized ha he forgo o charge he baeries las nigh. A ha poin, he plugged
More informationNetwork management and QoS provisioning - QoS in Frame Relay. . packet switching with virtual circuit service (virtual circuits are bidirectional);
QoS in Frame Relay Frame relay characerisics are:. packe swiching wih virual circui service (virual circuis are bidirecional);. labels are called DLCI (Daa Link Connecion Idenifier);. for connecion is
More informationA Formalization of Ray Casting Optimization Techniques
A Formalizaion of Ray Casing Opimizaion Techniques J. Revelles, C. Ureña Dp. Lenguajes y Sisemas Informáicos, E.T.S.I. Informáica, Universiy of Granada, Spain e-mail: [jrevelle,almagro]@ugr.es URL: hp://giig.ugr.es
More information4 Error Control. 4.1 Issues with Reliable Protocols
4 Error Conrol Jus abou all communicaion sysems aemp o ensure ha he daa ges o he oher end of he link wihou errors. Since i s impossible o build an error-free physical layer (alhough some shor links can
More informationLearning in Games via Opponent Strategy Estimation and Policy Search
Learning in Games via Opponen Sraegy Esimaion and Policy Search Yavar Naddaf Deparmen of Compuer Science Universiy of Briish Columbia Vancouver, BC yavar@naddaf.name Nando de Freias (Supervisor) Deparmen
More informationSCHED_DEADLINE (what it does and doesn't do, yet).
SCHED_DEADLINE (wha i does and doesn' do, ye). Juri Lelli Deparmen of Auomaic Conrol Lund Universiy (Sweden), May 5h 2014 TeCIP Insiue, Scuola Superiore San'Anna Area della Ricerca CNR, Via G. Moruzzi
More informationA Tool for Multi-Hour ATM Network Design considering Mixed Peer-to-Peer and Client-Server based Services
A Tool for Muli-Hour ATM Nework Design considering Mied Peer-o-Peer and Clien-Server based Services Conac Auhor Name: Luis Cardoso Company / Organizaion: Porugal Telecom Inovação Complee Mailing Address:
More informationAnalysis of Various Types of Bugs in the Object Oriented Java Script Language Coding
Indian Journal of Science and Technology, Vol 8(21), DOI: 10.17485/ijs/2015/v8i21/69958, Sepember 2015 ISSN (Prin) : 0974-6846 ISSN (Online) : 0974-5645 Analysis of Various Types of Bugs in he Objec Oriened
More informationRule-Based Multi-Query Optimization
Rule-Based Muli-Query Opimizaion Mingsheng Hong Dep. of Compuer cience Cornell Universiy mshong@cs.cornell.edu Johannes Gehrke Dep. of Compuer cience Cornell Universiy johannes@cs.cornell.edu Mirek Riedewald
More informationChapter 8 LOCATION SERVICES
Disribued Compuing Group Chaper 8 LOCATION SERVICES Mobile Compuing Winer 2005 / 2006 Overview Mobile IP Moivaion Daa ransfer Encapsulaion Locaion Services & Rouing Classificaion of locaion services Home
More informationA Progressive-ILP Based Routing Algorithm for Cross-Referencing Biochips
16.3 A Progressive-ILP Based Rouing Algorihm for Cross-Referencing Biochips Ping-Hung Yuh 1, Sachin Sapanekar 2, Chia-Lin Yang 1, Yao-Wen Chang 3 1 Deparmen of Compuer Science and Informaion Engineering,
More informationA New Semantic Cache Management Method in Mobile Databases
Journal o Compuer Science 1 (3): 351-354, 25 ISSN 1549-3636 Science Publicaions, 25 A New Semanic Cache Managemen Mehod in Mobile Daabases Shengei Shi, Jianzhong Li and Chaokun Wang School o Compuer Science
More informationSelective Offloading in Mobile Edge Computing for the Green Internet of Things
EDGE COMPUTING FOR THE INTERNET OF THINGS Selecive Offloading in Mobile Edge Compuing for he Green Inerne of Things Xinchen Lyu, Hui Tian, Li Jiang, Alexey Vinel, Sabia Maharjan, Sein Gjessing, and Yan
More informationAn Improved Square-Root Nyquist Shaping Filter
An Improved Square-Roo Nyquis Shaping Filer fred harris San Diego Sae Universiy fred.harris@sdsu.edu Sridhar Seshagiri San Diego Sae Universiy Seshigar.@engineering.sdsu.edu Chris Dick Xilinx Corp. chris.dick@xilinx.com
More informationNetwork Slicing for Ultra-Reliable Low Latency Communication in Industry 4.0 Scenarios
1 Nework Slicing for Ulra-Reliable Low Laency Communicaion in Indusry 4.0 Scenarios Anders Ellersgaard Kalør, René Guillaume, Jimmy Jessen Nielsen, Andreas Mueller, and Pear Popovski arxiv:1708.09132v1
More informationMOBILE COMPUTING. Wi-Fi 9/20/15. CSE 40814/60814 Fall Wi-Fi:
MOBILE COMPUTING CSE 40814/60814 Fall 2015 Wi-Fi Wi-Fi: name is NOT an abbreviaion play on Hi-Fi (high fideliy) Wireless Local Area Nework (WLAN) echnology WLAN and Wi-Fi ofen used synonymous Typically
More informationMOBILE COMPUTING 3/18/18. Wi-Fi IEEE. CSE 40814/60814 Spring 2018
MOBILE COMPUTING CSE 40814/60814 Spring 2018 Wi-Fi Wi-Fi: name is NOT an abbreviaion play on Hi-Fi (high fideliy) Wireless Local Area Nework (WLAN) echnology WLAN and Wi-Fi ofen used synonymous Typically
More informationA PARALLEL IMPLEMENTATION OF THE BLOCK-PARTITIONED. Key words. Symmetric multifrontal method, supernode, Takahashi equations,
A PARALLEL IMPLEMENTATION OF THE BLOCK-PARTITIONED INVERSE MULTIFRONTAL ZSPARSE ALGORITHM YOGIN E. CAMPBELL AND TIMOTHY A. DAVIS y Technical Repor TR-95-023, Compuer and Informaion Sciences Deparmen, Universiy
More informationMichiel Helder and Marielle C.T.A Geurts. Hoofdkantoor PTT Post / Dutch Postal Services Headquarters
SHORT TERM PREDICTIONS A MONITORING SYSTEM by Michiel Helder and Marielle C.T.A Geurs Hoofdkanoor PTT Pos / Duch Posal Services Headquarers Keywords macro ime series shor erm predicions ARIMA-models faciliy
More informationDimmer time switch AlphaLux³ D / 27
Dimmer ime swich AlphaLux³ D2 426 26 / 27! Safey noes This produc should be insalled in line wih insallaion rules, preferably by a qualified elecrician. Incorrec insallaion and use can lead o risk of elecric
More informationCAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL
CAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL Klečka Jan Docoral Degree Programme (1), FEEC BUT E-mail: xkleck01@sud.feec.vubr.cz Supervised by: Horák Karel E-mail: horak@feec.vubr.cz
More information1 œ DRUM SET KEY. 8 Odd Meter Clave Conor Guilfoyle. Cowbell (neck) Cymbal. Hi-hat. Floor tom (shell) Clave block. Cowbell (mouth) Hi tom.
DRUM SET KEY Hi-ha Cmbal Clave block Cowbell (mouh) 0 Cowbell (neck) Floor om (shell) Hi om Mid om Snare Floor om Snare cross sick or clave block Bass drum Hi-ha wih foo 8 Odd Meer Clave Conor Guilfole
More informationSimultaneous Precise Solutions to the Visibility Problem of Sculptured Models
Simulaneous Precise Soluions o he Visibiliy Problem of Sculpured Models Joon-Kyung Seong 1, Gershon Elber 2, and Elaine Cohen 1 1 Universiy of Uah, Sal Lake Ciy, UT84112, USA, seong@cs.uah.edu, cohen@cs.uah.edu
More informationConstruction Process. Transactional Process Scheduler. Production Process. 2.3 Transactional Subsystems. Test. CAD Documentation. Conflict!
Philadelphia, Pennsylvania, USA, May 31 - June 2, 1999. Concurrency Conrol and Recovery in Transacional Process Managemen Heo Schuld Gusavo Alonso Insiue of Informaion Sysems Swiss Federal Insiue of Technology
More informationMORPHOLOGICAL SEGMENTATION OF IMAGE SEQUENCES
MORPHOLOGICAL SEGMENTATION OF IMAGE SEQUENCES B. MARCOTEGUI and F. MEYER Ecole des Mines de Paris, Cenre de Morphologie Mahémaique, 35, rue Sain-Honoré, F 77305 Fonainebleau Cedex, France Absrac. In image
More informationSCHED_DEADLINE How to use it
TeCIP Insiue, Scuola Superiore San'Anna Area della Ricerca CNR, Via G. Moruzzi 1 56127 Pisa, Ialy SCHED_DEADLINE How o use i Juri Lelli Reis Lab SSSUP Pisa (Ialy), June 26h 2014 Basics and saus Ouline
More informationSimple Network Management Based on PHP and SNMP
Simple Nework Managemen Based on PHP and SNMP Krasimir Trichkov, Elisavea Trichkova bsrac: This paper aims o presen simple mehod for nework managemen based on SNMP - managemen of Cisco rouer. The paper
More informationImage segmentation. Motivation. Objective. Definitions. A classification of segmentation techniques. Assumptions for thresholding
Moivaion Image segmenaion Which pixels belong o he same objec in an image/video sequence? (spaial segmenaion) Which frames belong o he same video sho? (emporal segmenaion) Which frames belong o he same
More informationAn efficient approach to improve throughput for TCP vegas in ad hoc network
Inernaional Research Journal of Engineering and Technology (IRJET) e-issn: 395-0056 Volume: 0 Issue: 03 June-05 www.irje.ne p-issn: 395-007 An efficien approach o improve hroughpu for TCP vegas in ad hoc
More informationAML710 CAD LECTURE 11 SPACE CURVES. Space Curves Intrinsic properties Synthetic curves
AML7 CAD LECTURE Space Curves Inrinsic properies Synheic curves A curve which may pass hrough any region of hreedimensional space, as conrased o a plane curve which mus lie on a single plane. Space curves
More informationHandling uncertainty in semantic information retrieval process
Handling uncerainy in semanic informaion rerieval process Chkiwa Mounira 1, Jedidi Anis 1 and Faiez Gargouri 1 1 Mulimedia, InfoRmaion sysems and Advanced Compuing Laboraory Sfax Universiy, Tunisia m.chkiwa@gmail.com,
More informationQuick Verification of Concurrent Programs by Iteratively Relaxed Scheduling
Quick Verificaion of Concurren Programs by Ieraively Relaxed Scheduling Parick Mezler, Habib Saissi, Péer Bokor, Neeraj Suri Technische Univerisä Darmsad, Germany {mezler, saissi, pbokor, suri}@deeds.informaik.u-darmsad.de
More informationVoltair Version 2.5 Release Notes (January, 2018)
Volair Version 2.5 Release Noes (January, 2018) Inroducion 25-Seven s new Firmware Updae 2.5 for he Volair processor is par of our coninuing effors o improve Volair wih new feaures and capabiliies. For
More informationBI-TEMPORAL INDEXING
BI-TEMPORAL INDEXING Mirella M. Moro Uniersidade Federal do Rio Grande do Sul Poro Alegre, RS, Brazil hp://www.inf.ufrgs.br/~mirella/ Vassilis J. Tsoras Uniersiy of California, Rierside Rierside, CA 92521,
More informationDifficulty-aware Hybrid Search in Peer-to-Peer Networks
Difficuly-aware Hybrid Search in Peer-o-Peer Neworks Hanhua Chen, Hai Jin, Yunhao Liu, Lionel M. Ni School of Compuer Science and Technology Huazhong Univ. of Science and Technology {chenhanhua, hjin}@hus.edu.cn
More informationDistributed Task Negotiation in Modular Robots
Disribued Task Negoiaion in Modular Robos Behnam Salemi, eer Will, and Wei-Min Shen USC Informaion Sciences Insiue and Compuer Science Deparmen Marina del Rey, USA, {salemi, will, shen}@isi.edu Inroducion
More informationCombinatorial Optimization for Embedded System Design. Luca Benini
Combinaorial Opimizaion for Embedded Sysem Design Luca Benini Work in cooperaion wih Michela Milano s group Embedded Sysems A rough definiion Any compuing sysem which is no a compuer Large variey of devices
More informationFIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS
FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS Mohammed A. Aseeri and M. I. Sobhy Deparmen of Elecronics, The Universiy of Ken a Canerbury Canerbury, Ken, CT2
More informationMOTION DETECTORS GRAPH MATCHING LAB PRE-LAB QUESTIONS
NME: TE: LOK: MOTION ETETORS GRPH MTHING L PRE-L QUESTIONS 1. Read he insrucions, and answer he following quesions. Make sure you resae he quesion so I don hae o read he quesion o undersand he answer..
More informationCS 152 Computer Architecture and Engineering. Lecture 6 - Memory
CS 152 Compuer Archiecure and Engineering Lecure 6 - Memory Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152
More informationVisualizing Complex Notions of Time
Visualizing Complex Noions of Time Rober Kosara, Silvia Miksch Insiue of Sofware Technology, Vienna Universiy of Technology, Vienna, Ausria Absrac Time plays an imporan role in medicine. Condiions are
More informationAxiomatic Foundations and Algorithms for Deciding Semantic Equivalences of SQL Queries
Axiomaic Foundaions and Algorihms for Deciding Semanic Equivalences of SQL Queries Shumo Chu, Brendan Murphy, Jared Roesch, Alvin Cheung, Dan Suciu Paul G. Allen School of Compuer Science and Engineering
More informationSEINA: A Stealthy and Effective Internal Attack in Hadoop Systems
SEINA: A Sealhy and Effecive Inernal Aack in Hadoop Sysems Jiayin Wang, Teng Wang, Zhengyu Yang, Ying ao, Ningfang i, and Bo Sheng Deparmen of Compuer Science, Universiy of assachuses Boson, 1 orrissey
More informationSoftware Architecture of the Light Weight Kernel, Catamount
Sofware Archiecure of he Ligh Weigh Kernel Caamoun Suzanne M. Kelly Sandia Naional Laboraories* Scalable Sysems Inegraion Deparmen PO BOX 5800 Albuquerque NM 87185-0817 smkelly@sandia.gov Ron Brighwell
More information/85/ $ IEEE
174 Saged Circui Swiching MAURICIO ARANGO, HUSSEIN BADR, AND DAVID GELERNTER Absrac -Saged circui swiching (S) is a message-swiching echnique ha combines a new proocol wih new communicaion hardware. Proocol
More informationChapter Six Chapter Six
Chaper Si Chaper Si 0 CHAPTER SIX ConcepTess and Answers and Commens for Secion.. Which of he following graphs (a) (d) could represen an aniderivaive of he funcion shown in Figure.? Figure. (a) (b) (c)
More informationCENG 477 Introduction to Computer Graphics. Modeling Transformations
CENG 477 Inroducion o Compuer Graphics Modeling Transformaions Modeling Transformaions Model coordinaes o World coordinaes: Model coordinaes: All shapes wih heir local coordinaes and sies. world World
More informationOn Continuity of Complex Fuzzy Functions
Mahemaical Theory and Modeling www.iise.org On Coninuiy of Complex Fuzzy Funcions Pishiwan O. Sabir Deparmen of Mahemaics Faculy of Science and Science Educaion Universiy of Sulaimani Iraq pishiwan.sabir@gmail.com
More informationIt is easier to visualize plotting the curves of cos x and e x separately: > plot({cos(x),exp(x)},x = -5*Pi..Pi,y = );
Mah 467 Homework Se : some soluions > wih(deools): wih(plos): Warning, he name changecoords has been redefined Problem :..7 Find he fixed poins, deermine heir sabiliy, for x( ) = cos x e x > plo(cos(x)
More informationAdaptive Workflow Scheduling on Cloud Computing Platforms with Iterative Ordinal Optimization
Adapive Workflow Scheduling on Cloud Compuing Plaforms wih Ieraive Ordinal Opimizaion Fan Zhang, Senior Member, IEEE; Junwei Cao, Senior Member, IEEE; Kai Hwang, Fellow, IEEE; Keqin Li, Senior Member,
More informationVideo streaming over Vajda Tamás
Video sreaming over 802.11 Vajda Tamás Video No all bis are creaed equal Group of Picures (GoP) Video Sequence Slice Macroblock Picure (Frame) Inra (I) frames, Prediced (P) Frames or Bidirecional (B) Frames.
More informationRepresenting Non-Manifold Shapes in Arbitrary Dimensions
Represening Non-Manifold Shapes in Arbirary Dimensions Leila De Floriani,2 and Annie Hui 2 DISI, Universiy of Genova, Via Dodecaneso, 35-646 Genova (Ialy). 2 Deparmen of Compuer Science, Universiy of Maryland,
More informationWho thinks who knows who? Socio-Cognitive Analysis of an Network
Who hinks who knows who? Socio-Cogniive Analysis of an Email Nework Nishih Pahak Deparmen of Compuer Science Universiy of Minnesoa Minneapolis, MN, USA npahak@cs.umn.edu Sandeep Mane Deparmen of Compuer
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab
CMOS INEGRAED CIRCUI DESIGN ECHNIQUES Universiy of Ioannina Clocking Schemes Dep. of Compuer Science and Engineering Y. siaouhas CMOS Inegraed Circui Design echniques Overview 1. Jier Skew hroughpu Laency
More informationIEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. XX, NO. XX, XX XXXX 1
This is he auhor's version of an aricle ha has been published in his journal. Changes were made o his version by he publisher prior o publicaion. IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. XX,
More informationV103 TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO. General Description. Features. Block Diagram
General Descripion The V103 LVDS display inerface ransmier is primarily designed o suppor pixel daa ransmission beween a video processing engine and a digial video display. The daa rae suppors up o SXGA+
More informationHidden Markov Model and Chapman Kolmogrov for Protein Structures Prediction from Images
Hidden Markov Model and Chapman Kolmogrov for Proein Srucures Predicion from Images Md.Sarwar Kamal 1, Linkon Chowdhury 2, Mohammad Ibrahim Khan 2, Amira S. Ashour 3, João Manuel R.S. Tavares 4, Nilanjan
More information1. Function 1. Push-button interface 4g.plus. Push-button interface 4-gang plus. 2. Installation. Table of Contents
Chaper 4: Binary inpus 4.6 Push-buon inerfaces Push-buon inerface Ar. no. 6708xx Push-buon inerface 2-gang plus Push-buon inerfacechaper 4:Binary inpusar. no.6708xxversion 08/054.6Push-buon inerfaces.
More informationConcurrency Control and Recovery in Transactional Process Management
In: Proceedings of he ACM Symposium on Principles of Daabase Sysems (PODS 99), pages 316-326, Philadelphia, Pennsylvania, USA, May/June, 1999. Concurrency Conrol and Recovery in Transacional Process Managemen
More informationTest - Accredited Configuration Engineer (ACE) Exam - PAN-OS 6.0 Version
Tes - Accredied Configuraion Engineer (ACE) Exam - PAN-OS 6.0 Version ACE Exam Quesion 1 of 50. Which of he following saemens is NOT abou Palo Alo Neworks firewalls? Sysem defauls may be resored by performing
More informationIntentSearch:Capturing User Intention for One-Click Internet Image Search
JOURNAL OF L A T E X CLASS FILES, VOL. 6, NO. 1, JANUARY 2010 1 InenSearch:Capuring User Inenion for One-Click Inerne Image Search Xiaoou Tang, Fellow, IEEE, Ke Liu, Jingyu Cui, Suden Member, IEEE, Fang
More informationPage 1. Key Points from Last Lecture Frame format. EEC173B/ECS152C, Winter Wireless LANs
EEC173/ECS152C, Winer 2006 Key Poins from Las Lecure Wireless LANs 802.11 Frame forma 802.11 MAC managemen Synchronizaion, Handoffs, Power MAC mehods: DCF & PCF CSMA/CA wih posiive ACK Exponenial backoff
More informationChapter 4 Sequential Instructions
Chaper 4 Sequenial Insrucions The sequenial insrucions of FBs-PLC shown in his chaper are also lised in secion 3.. Please refer o Chaper, "PLC Ladder diagram and he Coding rules of Mnemonic insrucion",
More information