Scalable In-memory Checkpoint with Automatic Restart on Failures
|
|
- Cori Hood
- 6 years ago
- Views:
Transcription
1 Scalable In-memory Checkpoint with Automatic Restart on Failures Xiang Ni, Esteban Meneses, Laxmikant V. Kalé Parallel Programming Laboratory University of Illinois at Urbana-Champaign November, th Joint Lab Workshop 1 / 35
2 Problem Number of Sockets 1e Exascale MTBF Machine (hours) MTBF/Socket:10 years 5 years 2 years 1 year Year Number of Sockets Increasing number of sockets Sequoia 98304, predicted Exascale More frequent failures MTBF of the Exacale machine will be 720 seconds if MTBF per socket remains at 5 years. 2 / 35
3 Our Philosophy Runtime system support for fault tolerance Checkpoint Restart Message Logging Proactive Migration 3 / 35
4 Our Philosophy Runtime system support for fault tolerance Keep progress rate despite of failures Optimize for the common case Minimize performance overhead No Fault Tolerance Support Fault Tolerance Support 100% Checkpoint Progress Slowdown Recovery Failure Time 4 / 35
5 Optimize for the common case Failures rarely bring down more than one node In Jaguar (now Titan, top 1 supercomputer), 92.27% of failures are individual node crashes 100 Frequency (%) System 12 System 18 System 19 System 20 System 21 MPP2 Tsubame Mercury 1 node 2 nodes 3 nodes 4 nodes > 4 nodes 5 / 35
6 Minimize performance overhead Decrease interference with application Parallel recovery Automatic restart: Failure detection in runtime system Immediate rollback-recovery Faster checkpoint 6 / 35
7 Minimize performance overhead Decrease interference with application Parallel recovery Automatic restart: Failure detection in runtime system Immediate rollback-recovery Faster checkpoint Average waiting time(s) Number of cores require 6 / 35
8 Checkpoint and Restart for Leanmd Time(ms) LeanMD Checkpoint Time on BlueGene/Q 2.8 million 1.6 million Number of processes Time(ms) million 1.6 million LeanMD Restart Time on BlueGene/Q Number of processes 7 / 35
9 Limitation of Checkpoint/Restart Increase in memory size per year: 41% Increase in network bandwidth per year: 26% 8 / 35
10 Outline 1 Checkpoint/Restart Synchronous Asynchronous Model 2 Minimize checkpoint interference to application Priority sending queue Opportunistic vs. random scheduling 3 Relieve memory pressure with SSD 4 Experiments 5 Conclusion 9 / 35
11 Checkpoint/Restart Outline 1 Checkpoint/Restart Synchronous Asynchronous Model 2 Minimize checkpoint interference to application Priority sending queue Opportunistic vs. random scheduling 3 Relieve memory pressure with SSD 4 Experiments 5 Conclusion 10 / 35
12 Checkpoint/Restart Synchronous Synchronous Checkpoint barrier NODE 1 α NODE 2 β checkpoint done β α blocking δ blocking checkpoint interval checkpoint overhead δblocking blocking Each node has a buddy node to store the checkpoint. Resume computation after all the nodes have successfully saved the checkpoints in their buddy nodes. 11 / 35
13 Checkpoint/Restart Asynchronous Solution: Asynchronous Checkpoint barrier NODE 1 NODE 2 local checkpoint done α β δ Θ remote checkpoint done β α φ δ θ ϕ checkpoint interval local checkpoint overhead overlap period remote checkpoint interference Resume computation as soon as each node stores its own checkpoint (local checkpoint). Interleave the transmission of the checkpoint to buddy with application execution (remote checkpoint). 12 / 35
14 Checkpoint/Restart Asynchronous Drawback Probability to roll back to the previous checkpoint when checkpointing overlaps with application Interference of the remote checkpoint to application 13 / 35
15 Checkpoint/Restart Model T = T s + T local + T overhead + T rework + T restart barrier local checkpoint done remote checkpoint done T s Workload NODE 1 NODE 2 α β δ Θ β α φ T local Time for local checkpoint T overhead Interference of global checkpoint T rework Lost work for application T restart Time to restart application 14 / 35
16 Checkpoint/Restart Model Local Checkpoint Overhead barrier NODE 1 NODE 2 local checkpoint done α β δ Θ remote checkpoint done β α φ Local checkpoint T local Checkpoint interval Work finished in one checkpoint interval ϕ Number of checkpoints T s ϕ 15 / 35
17 Checkpoint/Restart Model Local Checkpoint Overhead barrier NODE 1 NODE 2 local checkpoint done α β δ Θ remote checkpoint done β α φ Local checkpoint T local Checkpoint interval Work finished in one checkpoint interval ϕ T s ϕ Number of checkpoints Local checkpoint overhead for one checkpoint δ T local = Ts ϕ δ 15 / 35
18 Checkpoint/Restart Model Remote Checkpoint Interference barrier NODE 1 NODE 2 local checkpoint done α β δ Θ remote checkpoint done β α φ Interference of remote checkpoint to application T overhead Interference for one checkpoint ϕ T overhead = Ts ϕ ϕ 16 / 35
19 Checkpoint/Restart Model Rework and Restart Time remote checkpoint done Failure1 rollback Failure2 NODE δ δ Θ Θ Rework time T rework Number of failures T MTBF 17 / 35
20 Checkpoint/Restart Model Rework and Restart Time remote checkpoint done Failure1 rollback Failure2 NODE δ δ Θ Θ Rework time T rework Number of failures Failure 1: at least θ ϕ T MTBF 17 / 35
21 Checkpoint/Restart Model Rework and Restart Time remote checkpoint done Failure1 rollback Failure2 NODE δ δ Θ Θ Rework time T rework Number of failures T MTBF Failure 1: at least θ ϕ Failure 2: at most θ ϕ + + δ 17 / 35
22 Checkpoint/Restart Model Rework and Restart Time remote checkpoint done Failure1 rollback Failure2 NODE δ δ Θ Θ Rework time T rework T Number of failures MTBF Failure 1: at least θ ϕ Failure 2: at most θ ϕ + + δ T rework = T MTBF ( +δ 2 + θ ϕ) 17 / 35
23 Checkpoint/Restart Model Rework and Restart Time remote checkpoint done Failure1 rollback Failure2 NODE δ δ Θ Θ Rework time T rework T Number of failures MTBF Failure 1: at least θ ϕ Failure 2: at most θ ϕ + + δ T rework = T MTBF ( +δ 2 + θ ϕ) Restart time T restart Restart time for one failure R T restart = T MTBF R 17 / 35
24 Checkpoint/Restart Model T = T s + T s ϕ δ + T s T s ϕ ϕ + T blocking = T s + δ blocking + T blocking blocking MTBF T ( R + + δ MTBF 2 Benefit = T blocking T T blocking ) + θ ϕ ( R + blocking + δ blocking 2 ) 18 / 35
25 Minimize checkpoint interference to application Outline 1 Checkpoint/Restart Synchronous Asynchronous Model 2 Minimize checkpoint interference to application Priority sending queue Opportunistic vs. random scheduling 3 Relieve memory pressure with SSD 4 Experiments 5 Conclusion 19 / 35
26 Minimize checkpoint interference to application Charm++ Runtime System Object based over-decomposition Asynchronous method invocation Migratable-object runtime system Worker thread & Communication thread System implementation User View 20 / 35
27 Minimize checkpoint interference to application Priority sending queue Minimize Checkpoint Interference sending queue computation application msg checkpoint msg computation Separate checkpoint message queue Send checkpoint message only when there is no application message ready to be sent Better overlap with computation 21 / 35
28 Minimize checkpoint interference to application Opportunistic vs. random scheduling Interference(s) interference benefit Overlap(s) Opportunistic Benefit(%) Use lottery scheduling to change the overlap period Probabilistic deciding whether application or checkpoint queue can send message 22 / 35
29 Relieve memory pressure with SSD Outline 1 Checkpoint/Restart Synchronous Asynchronous Model 2 Minimize checkpoint interference to application Priority sending queue Opportunistic vs. random scheduling 3 Relieve memory pressure with SSD 4 Experiments 5 Conclusion 23 / 35
30 Relieve memory pressure with SSD Choose Data to Store in SSD Solid State Drive: becoming increasingly available on individual nodes Full SSD strategy Half SSD strategy Only store remote checkpoint in SSD Faster checkpoint and restart 24 / 35
31 Relieve memory pressure with SSD Asynchronous Checkpointing to SSD with IO thread worker worker thread thread worker thread worker thread IO thread write to SSD SSD request Checkpoint finishes IO threads Write checkpoint to/read checkpoint from SSD When receive request from worker thread. Notify worker thread When SSD is done with certain request. 25 / 35
32 Experiments Outline 1 Checkpoint/Restart Synchronous Asynchronous Model 2 Minimize checkpoint interference to application Priority sending queue Opportunistic vs. random scheduling 3 Relieve memory pressure with SSD 4 Experiments 5 Conclusion 26 / 35
33 Experiments Machine SDSC core nodes 120 GB flash memory (SSD) per node 100 Teraflops Applications Wave2D: stencil computation ChaNGa: N-Body simulation 27 / 35
34 Experiments Single Checkpoint Overhead blocking checkpoint semi blocking checkpoint blocking checkpoint semi blocking checkpoint Checkpoint Overhead(s) Checkpoint Overhead(s) Number of Cores Number of Cores Wave2D Weak Scale ChaNGa Strong Scale Semi-Blocking checkpoint reduces checkpoint overhead significantly. 28 / 35
35 Experiments Semi-Blocking Benefit Benefit (%) Benefit (%) Number of Cores Number of Cores MTBF:300s 600s 900s 1200s 1500s 1800s MTBF:300s 600s 900s 1200s 1500s 1800s Wave2D Weak Scale ChaNGa Strong Scale Semi-Blocking checkpoint reduces the total execution time up to 22%. 29 / 35
36 Experiments Checkpoint/Restart on SSD half aio full aio half sio full sio in memory half aio full aio Timing Penalty(s) Restart Time(s) Checkpoint Size/Node(GB) Half SSD strategy with asynchronous IO reduces the timing penalty for checkpointing to SSD Restart from SSD does not incur extra overhead Checkpoint Size/Node(GB) aio asynchronous IO sio synchronous IO 30 / 35
37 Conclusion Outline 1 Checkpoint/Restart Synchronous Asynchronous Model 2 Minimize checkpoint interference to application Priority sending queue Opportunistic vs. random scheduling 3 Relieve memory pressure with SSD 4 Experiments 5 Conclusion 31 / 35
38 Conclusion Conclusion Asynchronous checkpointing can help hide the checkpoint overhead. SSD can be used in checkpointing to relieve memory pressure with little overhead. 32 / 35
39 Conclusion Future Work Log analysis is very helpful Failure distributions Cluster usage Failure prediction with different fault tolerate actions Proactive migration Proactive checkpoint Multilevel checkpointing 33 / 35
40 Conclusion Thank you! 34 / 35
41 Conclusion Increasing Checkpoint Overhead 10 Checkpoint Overhead (s) 1 Checkpoint size: 16MB per core Checkpoint data is sent to another node across the network Number of Cores per Node 35 / 35
Adaptive Runtime Support
Scalable Fault Tolerance Schemes using Adaptive Runtime Support Laxmikant (Sanjay) Kale http://charm.cs.uiuc.edu Parallel Programming Laboratory Department of Computer Science University of Illinois at
More informationScalable Fault Tolerance Schemes using Adaptive Runtime Support
Scalable Fault Tolerance Schemes using Adaptive Runtime Support Laxmikant (Sanjay) Kale http://charm.cs.uiuc.edu Parallel Programming Laboratory Department of Computer Science University of Illinois at
More informationScalable Replay with Partial-Order Dependencies for Message-Logging Fault Tolerance
Scalable Replay with Partial-Order Dependencies for Message-Logging Fault Tolerance Jonathan Lifflander*, Esteban Meneses, Harshitha Menon*, Phil Miller*, Sriram Krishnamoorthy, Laxmikant V. Kale* jliffl2@illinois.edu,
More informationc 2016 by Xiang Ni. All rights reserved.
c 6 by Xiang Ni. All rights reserved. MITIGATION OF FAILURES IN HIGH PERFORMANCE COMPUTING VIA RUNTIME TECHNIQUES BY XIANG NI DISSERTATION Submitted in partial fulfillment of the requirements for the degree
More informationCombing Partial Redundancy and Checkpointing for HPC
Combing Partial Redundancy and Checkpointing for HPC James Elliott, Kishor Kharbas, David Fiala, Frank Mueller, Kurt Ferreira, and Christian Engelmann North Carolina State University Sandia National Laboratory
More informationLoad Balancing Techniques for Asynchronous Spacetime Discontinuous Galerkin Methods
Load Balancing Techniques for Asynchronous Spacetime Discontinuous Galerkin Methods Aaron K. Becker (abecker3@illinois.edu) Robert B. Haber Laxmikant V. Kalé University of Illinois, Urbana-Champaign Parallel
More informationProactive Process-Level Live Migration in HPC Environments
Proactive Process-Level Live Migration in HPC Environments Chao Wang, Frank Mueller North Carolina State University Christian Engelmann, Stephen L. Scott Oak Ridge National Laboratory SC 08 Nov. 20 Austin,
More informationPICS - a Performance-analysis-based Introspective Control System to Steer Parallel Applications
PICS - a Performance-analysis-based Introspective Control System to Steer Parallel Applications Yanhua Sun, Laxmikant V. Kalé University of Illinois at Urbana-Champaign sun51@illinois.edu November 26,
More informationPerformance Optimization Under Thermal and Power Constraints For High Performance Computing Data Centers
Performance Optimization Under Thermal and Power Constraints For High Performance Computing Data Centers Osman Sarood PhD Final Defense Department of Computer Science December 3rd, 2013!1 PhD Thesis Committee
More informationREMEM: REmote MEMory as Checkpointing Storage
REMEM: REmote MEMory as Checkpointing Storage Hui Jin Illinois Institute of Technology Xian-He Sun Illinois Institute of Technology Yong Chen Oak Ridge National Laboratory Tao Ke Illinois Institute of
More informationA Parallel-Object Programming Model for PetaFLOPS Machines and BlueGene/Cyclops Gengbin Zheng, Arun Singla, Joshua Unger, Laxmikant Kalé
A Parallel-Object Programming Model for PetaFLOPS Machines and BlueGene/Cyclops Gengbin Zheng, Arun Singla, Joshua Unger, Laxmikant Kalé Parallel Programming Laboratory Department of Computer Science University
More informationActive Buffering Plus Compressed Migration: An Integrated Solution to Parallel Simulations Data Transport Needs
Active Buffering Plus Compressed Migration: An Integrated Solution to Parallel Simulations Data Transport Needs Jonghyun Lee Xiaosong Ma Marianne Winslett Shengke Yu University of Illinois at Urbana-Champaign
More informationRollback-Recovery Protocols for Send-Deterministic Applications. Amina Guermouche, Thomas Ropars, Elisabeth Brunet, Marc Snir and Franck Cappello
Rollback-Recovery Protocols for Send-Deterministic Applications Amina Guermouche, Thomas Ropars, Elisabeth Brunet, Marc Snir and Franck Cappello Fault Tolerance in HPC Systems is Mandatory Resiliency is
More informationRecent Advances in Heterogeneous Computing using Charm++
Recent Advances in Heterogeneous Computing using Charm++ Jaemin Choi, Michael Robson Parallel Programming Laboratory University of Illinois Urbana-Champaign April 12, 2018 1 / 24 Heterogeneous Computing
More informationWelcome to the 2017 Charm++ Workshop!
Welcome to the 2017 Charm++ Workshop! Laxmikant (Sanjay) Kale http://charm.cs.illinois.edu Parallel Programming Laboratory Department of Computer Science University of Illinois at Urbana Champaign 2017
More informationPriya Narasimhan. Assistant Professor of ECE and CS Carnegie Mellon University Pittsburgh, PA
OMG Real-Time and Distributed Object Computing Workshop, July 2002, Arlington, VA Providing Real-Time and Fault Tolerance for CORBA Applications Priya Narasimhan Assistant Professor of ECE and CS Carnegie
More informationEnhancing Checkpoint Performance with Staging IO & SSD
Enhancing Checkpoint Performance with Staging IO & SSD Xiangyong Ouyang Sonya Marcarelli Dhabaleswar K. Panda Department of Computer Science & Engineering The Ohio State University Outline Motivation and
More informationProviding Real-Time and Fault Tolerance for CORBA Applications
Providing Real-Time and Tolerance for CORBA Applications Priya Narasimhan Assistant Professor of ECE and CS University Pittsburgh, PA 15213-3890 Sponsored in part by the CMU-NASA High Dependability Computing
More informationAlleviating Scalability Issues of Checkpointing
Rolf Riesen, Kurt Ferreira, Dilma Da Silva, Pierre Lemarinier, Dorian Arnold, Patrick G. Bridges 13 November 2012 Alleviating Scalability Issues of Checkpointing Protocols Overview 2 3 Motivation: scaling
More informationTechniques to improve the scalability of Checkpoint-Restart
Techniques to improve the scalability of Checkpoint-Restart Bogdan Nicolae Exascale Systems Group IBM Research Ireland 1 Outline A few words about the lab and team Challenges of Exascale A case for Checkpoint-Restart
More informationCheckpointing with DMTCP and MVAPICH2 for Supercomputing. Kapil Arya. Mesosphere, Inc. & Northeastern University
MVAPICH Users Group 2016 Kapil Arya Checkpointing with DMTCP and MVAPICH2 for Supercomputing Kapil Arya Mesosphere, Inc. & Northeastern University DMTCP Developer Apache Mesos Committer kapil@mesosphere.io
More informationApplication-Transparent Checkpoint/Restart for MPI Programs over InfiniBand
Application-Transparent Checkpoint/Restart for MPI Programs over InfiniBand Qi Gao, Weikuan Yu, Wei Huang, Dhabaleswar K. Panda Network-Based Computing Laboratory Department of Computer Science & Engineering
More informationNFSv4 as the Building Block for Fault Tolerant Applications
NFSv4 as the Building Block for Fault Tolerant Applications Alexandros Batsakis Overview Goal: To provide support for recoverability and application fault tolerance through the NFSv4 file system Motivation:
More informationHeckaton. SQL Server's Memory Optimized OLTP Engine
Heckaton SQL Server's Memory Optimized OLTP Engine Agenda Introduction to Hekaton Design Consideration High Level Architecture Storage and Indexing Query Processing Transaction Management Transaction Durability
More informationTraceR: A Parallel Trace Replay Tool for Studying Interconnection Networks
TraceR: A Parallel Trace Replay Tool for Studying Interconnection Networks Bilge Acun, PhD Candidate Department of Computer Science University of Illinois at Urbana- Champaign *Contributors: Nikhil Jain,
More informationCRFS: A Lightweight User-Level Filesystem for Generic Checkpoint/Restart
CRFS: A Lightweight User-Level Filesystem for Generic Checkpoint/Restart Xiangyong Ouyang, Raghunath Rajachandrasekar, Xavier Besseron, Hao Wang, Jian Huang, Dhabaleswar K. Panda Department of Computer
More informationDr. Gengbin Zheng and Ehsan Totoni. Parallel Programming Laboratory University of Illinois at Urbana-Champaign
Dr. Gengbin Zheng and Ehsan Totoni Parallel Programming Laboratory University of Illinois at Urbana-Champaign April 18, 2011 A function level simulator for parallel applications on peta scale machine An
More informationCheckpointing HPC Applications
Checkpointing HC Applications Thomas Ropars thomas.ropars@imag.fr Université Grenoble Alpes 2016 1 Failures in supercomputers Fault tolerance is a serious problem Systems with millions of components Failures
More informationCharm++: An Asynchronous Parallel Programming Model with an Intelligent Adaptive Runtime System
Charm++: An Asynchronous Parallel Programming Model with an Intelligent Adaptive Runtime System Laxmikant (Sanjay) Kale http://charm.cs.illinois.edu Parallel Programming Laboratory Department of Computer
More informationProactive Fault Tolerance in Large Systems
Proactive Fault Tolerance in Large Systems Sayantan Chakravorty Celso L. Mendes Laxmikant V. Kalé Department of Computer Science University of Illinois at Urbana-Champaign {schkrvrt,cmendes,kale}@cs.uiuc.edu
More informationCharm++ for Productivity and Performance
Charm++ for Productivity and Performance A Submission to the 2011 HPC Class II Challenge Laxmikant V. Kale Anshu Arya Abhinav Bhatele Abhishek Gupta Nikhil Jain Pritish Jetley Jonathan Lifflander Phil
More informationDetecting and Using Critical Paths at Runtime in Message Driven Parallel Programs
Detecting and Using Critical Paths at Runtime in Message Driven Parallel Programs Isaac Dooley, Laxmikant V. Kale Department of Computer Science University of Illinois idooley2@illinois.edu kale@illinois.edu
More informationPHX: Memory Speed HPC I/O with NVM. Pradeep Fernando Sudarsun Kannan, Ada Gavrilovska, Karsten Schwan
PHX: Memory Speed HPC I/O with NVM Pradeep Fernando Sudarsun Kannan, Ada Gavrilovska, Karsten Schwan Node Local Persistent I/O? Node local checkpoint/ restart - Recover from transient failures ( node restart)
More informationUnified Model for Assessing Checkpointing Protocols at Extreme-Scale
Unified Model for Assessing Checkpointing Protocols at Extreme-Scale George Bosilca 1, Aurélien Bouteiller 1, Elisabeth Brunet 2, Franck Cappello 3, Jack Dongarra 1, Amina Guermouche 4, Thomas Hérault
More informationc 2012 Harshitha Menon Gopalakrishnan Menon
c 2012 Harshitha Menon Gopalakrishnan Menon META-BALANCER: AUTOMATED LOAD BALANCING BASED ON APPLICATION BEHAVIOR BY HARSHITHA MENON GOPALAKRISHNAN MENON THESIS Submitted in partial fulfillment of the
More informationCHRONO::HPC DISTRIBUTED MEMORY FLUID-SOLID INTERACTION SIMULATIONS. Felipe Gutierrez, Arman Pazouki, and Dan Negrut University of Wisconsin Madison
CHRONO::HPC DISTRIBUTED MEMORY FLUID-SOLID INTERACTION SIMULATIONS Felipe Gutierrez, Arman Pazouki, and Dan Negrut University of Wisconsin Madison Support: Rapid Innovation Fund, U.S. Army TARDEC ASME
More informationIntroduction to parallel Computing
Introduction to parallel Computing VI-SEEM Training Paschalis Paschalis Korosoglou Korosoglou (pkoro@.gr) (pkoro@.gr) Outline Serial vs Parallel programming Hardware trends Why HPC matters HPC Concepts
More informationSAND: A Fault-Tolerant Streaming Architecture for Network Traffic Analytics
1 SAND: A Fault-Tolerant Streaming Architecture for Network Traffic Analytics Qin Liu, John C.S. Lui 1 Cheng He, Lujia Pan, Wei Fan, Yunlong Shi 2 1 The Chinese University of Hong Kong 2 Huawei Noah s
More informationCycle Sharing Systems
Cycle Sharing Systems Jagadeesh Dyaberi Dependable Computing Systems Lab Purdue University 10/31/2005 1 Introduction Design of Program Security Communication Architecture Implementation Conclusion Outline
More informationAdvanced Parallel Programming. Is there life beyond MPI?
Advanced Parallel Programming Is there life beyond MPI? Outline MPI vs. High Level Languages Declarative Languages Map Reduce and Hadoop Shared Global Address Space Languages Charm++ ChaNGa ChaNGa on GPUs
More informationHigh Performance Computing. Taichiro Suzuki Tokyo Institute of Technology Dept. of mathematical and computing sciences Matsuoka Lab.
High Performance Computing Taichiro Suzuki Tokyo Institute of Technology Dept. of mathematical and computing sciences Matsuoka Lab. 1 Review Paper Two-Level Checkpoint/Restart Modeling for GPGPU Supada
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology
More informationComputer Architecture. A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Programmers want unlimited amounts of memory with low latency Fast memory technology is more expensive per
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more
More informationAggregation of Real-Time System Monitoring Data for Analyzing Large-Scale Parallel and Distributed Computing Environments
Aggregation of Real-Time System Monitoring Data for Analyzing Large-Scale Parallel and Distributed Computing Environments Swen Böhm 1,2, Christian Engelmann 2, and Stephen L. Scott 2 1 Department of Computer
More informationScalable Interaction with Parallel Applications
Scalable Interaction with Parallel Applications Filippo Gioachin Chee Wai Lee Laxmikant V. Kalé Department of Computer Science University of Illinois at Urbana-Champaign Outline Overview Case Studies Charm++
More information02 - Distributed Systems
02 - Distributed Systems Definition Coulouris 1 (Dis)advantages Coulouris 2 Challenges Saltzer_84.pdf Models Physical Architectural Fundamental 2/58 Definition Distributed Systems Distributed System is
More informationExploring Use-cases for Non-Volatile Memories in support of HPC Resilience
Exploring Use-cases for Non-Volatile Memories in support of HPC Resilience Onkar Patil 1, Saurabh Hukerikar 2, Frank Mueller 1, Christian Engelmann 2 1 Dept. of Computer Science, North Carolina State University
More informationZEST Snapshot Service. A Highly Parallel Production File System by the PSC Advanced Systems Group Pittsburgh Supercomputing Center 1
ZEST Snapshot Service A Highly Parallel Production File System by the PSC Advanced Systems Group Pittsburgh Supercomputing Center 1 Design Motivation To optimize science utilization of the machine Maximize
More information02 - Distributed Systems
02 - Distributed Systems Definition Coulouris 1 (Dis)advantages Coulouris 2 Challenges Saltzer_84.pdf Models Physical Architectural Fundamental 2/60 Definition Distributed Systems Distributed System is
More informationEvalua&ng Energy Savings for Checkpoint/Restart in Exascale. Bryan Mills, Ryan E. Grant, Kurt B. Ferreira and Rolf Riesen
Evalua&ng Energy Savings for Checkpoint/Restart in Exascale Bryan Mills, Ryan E. Grant, Kurt B. Ferreira and Rolf Riesen E2SC Workshop November 18, 2013 Requisite Agenda Slide CheckpoinLng Why is power
More informationPREGEL: A SYSTEM FOR LARGE- SCALE GRAPH PROCESSING
PREGEL: A SYSTEM FOR LARGE- SCALE GRAPH PROCESSING G. Malewicz, M. Austern, A. Bik, J. Dehnert, I. Horn, N. Leiser, G. Czajkowski Google, Inc. SIGMOD 2010 Presented by Ke Hong (some figures borrowed from
More informationAdaptive Cluster Computing using JavaSpaces
Adaptive Cluster Computing using JavaSpaces Jyoti Batheja and Manish Parashar The Applied Software Systems Lab. ECE Department, Rutgers University Outline Background Introduction Related Work Summary of
More informationMPI in 2020: Opportunities and Challenges. William Gropp
MPI in 2020: Opportunities and Challenges William Gropp www.cs.illinois.edu/~wgropp MPI and Supercomputing The Message Passing Interface (MPI) has been amazingly successful First released in 1992, it is
More informationComputer Architecture A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more
More informationCommunication and Topology-aware Load Balancing in Charm++ with TreeMatch
Communication and Topology-aware Load Balancing in Charm++ with TreeMatch Joint lab 10th workshop (IEEE Cluster 2013, Indianapolis, IN) Emmanuel Jeannot Esteban Meneses-Rojas Guillaume Mercier François
More informationLinux-CR: Transparent Application Checkpoint-Restart in Linux
Linux-CR: Transparent Application Checkpoint-Restart in Linux Oren Laadan Columbia University orenl@cs.columbia.edu Linux Kernel Summit, November 2010 1 orenl@cs.columbia.edu Linux Kernel Summit, November
More informationProject Kickoff CS/EE 217. GPU Architecture and Parallel Programming
CS/EE 217 GPU Architecture and Parallel Programming Project Kickoff David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2012 University of Illinois, Urbana-Champaign! 1 Two flavors Application Implement/optimize
More informationLECTURE 5: MEMORY HIERARCHY DESIGN
LECTURE 5: MEMORY HIERARCHY DESIGN Abridged version of Hennessy & Patterson (2012):Ch.2 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more expensive
More informationResilience Design Patterns: A Structured Approach to Resilience at Extreme Scale
Resilience Design Patterns: A Structured Approach to Resilience at Extreme Scale Saurabh Hukerikar Christian Engelmann Computer Science Research Group Computer Science & Mathematics Division Oak Ridge
More informationPOWER-AWARE RESILIENCE FOR EXASCALE COMPUTING
POWER-AWARE RESILIENCE FOR EXASCALE COMPUTING by Bryan Mills B.S. in Computer Science and Mathematics, Bethany College 2001 M.S. in Computer Science, University of Pittsburgh 2007 Submitted to the Graduate
More informationMemory-Based Cloud Architectures
Memory-Based Cloud Architectures ( Or: Technical Challenges for OnDemand Business Software) Jan Schaffner Enterprise Platform and Integration Concepts Group Example: Enterprise Benchmarking -) *%'+,#$)
More informationPOWER- AWARE RESOURCE MANAGER Maximizing Data Center Performance Under Strict Power Budget
POWER- AWARE RESOURCE MANAGER Maximizing Data Center Performance Under Strict Power Budget Osman Sarood, Akhil Langer*, Abhishek Gupta, Laxmikant Kale Parallel Programming Laboratory Department of Computer
More informationSMD149 - Operating Systems
SMD149 - Operating Systems Roland Parviainen November 3, 2005 1 / 45 Outline Overview 2 / 45 Process (tasks) are necessary for concurrency Instance of a program in execution Next invocation of the program
More informationHPMMAP: Lightweight Memory Management for Commodity Operating Systems. University of Pittsburgh
HPMMAP: Lightweight Memory Management for Commodity Operating Systems Brian Kocoloski Jack Lange University of Pittsburgh Lightweight Experience in a Consolidated Environment HPC applications need lightweight
More informationCGAR: Strong Consistency without Synchronous Replication. Seo Jin Park Advised by: John Ousterhout
CGAR: Strong Consistency without Synchronous Replication Seo Jin Park Advised by: John Ousterhout Improved update performance of storage systems with master-back replication Fast: updates complete before
More informationFault-Tolerant Computer Systems ECE 60872/CS Recovery
Fault-Tolerant Computer Systems ECE 60872/CS 59000 Recovery Saurabh Bagchi School of Electrical & Computer Engineering Purdue University Slides based on ECE442 at the University of Illinois taught by Profs.
More informationThree Models. 1. Time Order 2. Distributed Algorithms 3. Nature of Distributed Systems1. DEPT. OF Comp Sc. and Engg., IIT Delhi
DEPT. OF Comp Sc. and Engg., IIT Delhi Three Models 1. CSV888 - Distributed Systems 1. Time Order 2. Distributed Algorithms 3. Nature of Distributed Systems1 Index - Models to study [2] 1. LAN based systems
More informationECE 7650 Scalable and Secure Internet Services and Architecture ---- A Systems Perspective
ECE 60 Scalable and Secure Internet Services and Architecture ---- A Systems Perspective Part II: Data Center Software Architecture: Topic 3: Programming Models Pregel: A System for Large-Scale Graph Processing
More informationMemory Hierarchy Computing Systems & Performance MSc Informatics Eng. Memory Hierarchy (most slides are borrowed)
Computing Systems & Performance Memory Hierarchy MSc Informatics Eng. 2011/12 A.J.Proença Memory Hierarchy (most slides are borrowed) AJProença, Computer Systems & Performance, MEI, UMinho, 2011/12 1 2
More informationMESSAGE INDUCED SOFT CHEKPOINTING FOR RECOVERY IN MOBILE ENVIRONMENTS
MESSAGE INDUCED SOFT CHEKPOINTING FOR RECOVERY IN MOBILE ENVIRONMENTS Ruchi Tuli 1 & Parveen Kumar 2 1 Research Scholar, Singhania University, Pacheri Bari (Rajasthan) India 2 Professor, Meerut Institute
More informationFault Tolerance. Distributed Systems IT332
Fault Tolerance Distributed Systems IT332 2 Outline Introduction to fault tolerance Reliable Client Server Communication Distributed commit Failure recovery 3 Failures, Due to What? A system is said to
More informationENERGY-EFFICIENT VISUALIZATION PIPELINES A CASE STUDY IN CLIMATE SIMULATION
ENERGY-EFFICIENT VISUALIZATION PIPELINES A CASE STUDY IN CLIMATE SIMULATION Vignesh Adhinarayanan Ph.D. (CS) Student Synergy Lab, Virginia Tech INTRODUCTION Supercomputers are constrained by power Power
More informationMemory Hierarchy Computing Systems & Performance MSc Informatics Eng. Memory Hierarchy (most slides are borrowed)
Computing Systems & Performance Memory Hierarchy MSc Informatics Eng. 2012/13 A.J.Proença Memory Hierarchy (most slides are borrowed) AJProença, Computer Systems & Performance, MEI, UMinho, 2012/13 1 2
More informationEI338: Computer Systems and Engineering (Computer Architecture & Operating Systems)
EI338: Computer Systems and Engineering (Computer Architecture & Operating Systems) Chentao Wu 吴晨涛 Associate Professor Dept. of Computer Science and Engineering Shanghai Jiao Tong University SEIEE Building
More informationDistributed Systems
15-440 Distributed Systems 11 - Fault Tolerance, Logging and Recovery Tuesday, Oct 2 nd, 2018 Logistics Updates P1 Part A checkpoint Part A due: Saturday 10/6 (6-week drop deadline 10/8) *Please WORK hard
More informationECE 7650 Scalable and Secure Internet Services and Architecture ---- A Systems Perspective
ECE 7650 Scalable and Secure Internet Services and Architecture ---- A Systems Perspective Part II: Data Center Software Architecture: Topic 3: Programming Models Piccolo: Building Fast, Distributed Programs
More informationProactive Fault Tolerance in MPI Applications via Task Migration
Proactive Fault Tolerance in MPI Applications via Task Migration Sayantan Chakravorty Celso L. Mendes Laxmikant V. Kalé Department of Computer Science, University of Illinois at Urbana-Champaign {schkrvrt,cmendes,kale}@uiuc.edu
More informationOptimizing the use of the Hard Disk in MapReduce Frameworks for Multi-core Architectures*
Optimizing the use of the Hard Disk in MapReduce Frameworks for Multi-core Architectures* Tharso Ferreira 1, Antonio Espinosa 1, Juan Carlos Moure 2 and Porfidio Hernández 2 Computer Architecture and Operating
More informationChapter 17: Distributed Systems (DS)
Chapter 17: Distributed Systems (DS) Silberschatz, Galvin and Gagne 2013 Chapter 17: Distributed Systems Advantages of Distributed Systems Types of Network-Based Operating Systems Network Structure Communication
More informationMemory Hierarchy Basics
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Memory Hierarchy Basics Six basic cache optimizations: Larger block size Reduces compulsory misses Increases
More informationHANDLING LOAD IMBALANCE IN DISTRIBUTED & SHARED MEMORY
HANDLING LOAD IMBALANCE IN DISTRIBUTED & SHARED MEMORY Presenters: Harshitha Menon, Seonmyeong Bak PPL Group Phil Miller, Sam White, Nitin Bhat, Tom Quinn, Jim Phillips, Laxmikant Kale MOTIVATION INTEGRATED
More informationAn Empirical Study of High Availability in Stream Processing Systems
An Empirical Study of High Availability in Stream Processing Systems Yu Gu, Zhe Zhang, Fan Ye, Hao Yang, Minkyong Kim, Hui Lei, Zhen Liu Stream Processing Model software operators (PEs) Ω Unexpected machine
More informationToward Runtime Power Management of Exascale Networks by On/Off Control of Links
Toward Runtime Power Management of Exascale Networks by On/Off Control of Links, Nikhil Jain, Laxmikant Kale University of Illinois at Urbana-Champaign HPPAC May 20, 2013 1 Power challenge Power is a major
More informationLecture 13: Memory Consistency. + a Course-So-Far Review. Parallel Computer Architecture and Programming CMU , Spring 2013
Lecture 13: Memory Consistency + a Course-So-Far Review Parallel Computer Architecture and Programming Today: what you should know Understand the motivation for relaxed consistency models Understand the
More informationOn the Use of Cluster-Based Partial Message Logging to Improve Fault Tolerance for MPI HPC Applications
On the Use of Cluster-Based Partial Message Logging to Improve Fault Tolerance for MPI HPC Applications Thomas Ropars 1, Amina Guermouche 1,2, Bora Uçar 3, Esteban Meneses 4, Laxmikant V. Kalé 4, and Franck
More informationParallel repartitioning and remapping in
Parallel repartitioning and remapping in Sébastien Fourestier François Pellegrini November 21, 2012 Joint laboratory workshop Table of contents Parallel repartitioning Shared-memory parallel algorithms
More informationPage 1 FAULT TOLERANT SYSTEMS. Coordinated Checkpointing. Time-Based Synchronization. A Coordinated Checkpointing Algorithm
FAULT TOLERANT SYSTEMS Coordinated http://www.ecs.umass.edu/ece/koren/faulttolerantsystems Chapter 6 II Uncoordinated checkpointing may lead to domino effect or to livelock Example: l P wants to take a
More informationResilient Distributed Concurrent Collections. Cédric Bassem Promotor: Prof. Dr. Wolfgang De Meuter Advisor: Dr. Yves Vandriessche
Resilient Distributed Concurrent Collections Cédric Bassem Promotor: Prof. Dr. Wolfgang De Meuter Advisor: Dr. Yves Vandriessche 1 Evolution of Performance in High Performance Computing Exascale = 10 18
More informationProcess Scheduling Queues
Process Control Process Scheduling Queues Job queue set of all processes in the system. Ready queue set of all processes residing in main memory, ready and waiting to execute. Device queues set of processes
More informationVirtual Memory. Reading. Sections 5.4, 5.5, 5.6, 5.8, 5.10 (2) Lecture notes from MKP and S. Yalamanchili
Virtual Memory Lecture notes from MKP and S. Yalamanchili Sections 5.4, 5.5, 5.6, 5.8, 5.10 Reading (2) 1 The Memory Hierarchy ALU registers Cache Memory Memory Memory Managed by the compiler Memory Managed
More informationSupport for resource sharing Openness Concurrency Scalability Fault tolerance (reliability) Transparence. CS550: Advanced Operating Systems 2
Support for resource sharing Openness Concurrency Scalability Fault tolerance (reliability) Transparence CS550: Advanced Operating Systems 2 Share hardware,software,data and information Hardware devices
More informationEMC RecoverPoint. EMC RecoverPoint Support
Support, page 1 Adding an Account, page 2 RecoverPoint Appliance Clusters, page 3 Replication Through Consistency Groups, page 4 Group Sets, page 22 System Tasks, page 24 Support protects storage array
More informationEd D Azevedo Oak Ridge National Laboratory Piotr Luszczek University of Tennessee
A Framework for Check-Pointed Fault-Tolerant Out-of-Core Linear Algebra Ed D Azevedo (e6d@ornl.gov) Oak Ridge National Laboratory Piotr Luszczek (luszczek@cs.utk.edu) University of Tennessee Acknowledgement
More informationDistributed Systems COMP 212. Lecture 19 Othon Michail
Distributed Systems COMP 212 Lecture 19 Othon Michail Fault Tolerance 2/31 What is a Distributed System? 3/31 Distributed vs Single-machine Systems A key difference: partial failures One component fails
More informationFault Tolerant MapReduce-MPI for HPC Clusters
Fault Tolerant MapReduce-MPI for HPC Clusters Yanfei Guo *, Wesley Bland **, Pavan Balaji **, and Xiaobo Zhou * * Department of Computer Science, University of Colorado, Colorado Springs ** Mathematics
More informationMiddleware for Embedded Adaptive Dependability (MEAD)
Middleware for Embedded Adaptive Dependability (MEAD) Real-Time Fault-Tolerant Middleware Support Priya Narasimhan Assistant Professor of ECE and CS Carnegie Mellon University Pittsburgh, PA 15213-3890
More informationResource allocation and utilization in the Blue Gene/L supercomputer
Resource allocation and utilization in the Blue Gene/L supercomputer Tamar Domany, Y Aridor, O Goldshmidt, Y Kliteynik, EShmueli, U Silbershtein IBM Labs in Haifa Agenda Blue Gene/L Background Blue Gene/L
More informationAdding semi-coordinated checkpoints to RADIC in Multicore clusters
Adding semi-coordinated checkpoints to RADIC in Multicore clusters Marcela Castro 1, Dolores Rexachs 1, and Emilio Luque 1 1 Computer Architecture and Operating Systems Department, Universitat Autònoma
More informationEXASCALE IN 2018 REALLY? FRANCK CAPPELLO INRIA&UIUC
EASCALE IN 2018 REALLY? FRANCK CAPPELLO INRIA&UIUC What are we talking about? 100M cores 12 cores/node Power Challenges Exascale Technology Roadmap Meeting San Diego California, December 2009. $1M per
More information