PCI Express Label Specification and Usage Guidelines Revision 1.0

Size: px
Start display at page:

Download "PCI Express Label Specification and Usage Guidelines Revision 1.0"

Transcription

1 PCI Express Label Specification and Usage Guidelines Revision 1.0 June 1, 2006

2 REVISION REVISION HISTORY DATE 1.0 Initial release 06/1/2006 PCI-SIG disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein. Contact the PCI-SIG office to obtain the latest revision of the specification. Questions regarding this document or membership in PCI-SIG may be forwarded to: Membership Services administration@pcisig.com Phone: Fax: Technical Support techsupp@pcisig.com DISCLAIMER This document is provided as is with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners. Copyright 2006 PCI-SIG All rights reserved. 2

3 Contents 1. LABEL SPECIFICATION PLATFORM LABELING ADAPTER ATTRIBUTE LABELING SLOT ATTRIBUTE LABELING ENCLOSURE ATTRIBUTE LABELING RECONCILING ADAPTER AND SLOT ATTRIBUTES ADDITIONAL PCI EXPRESS LOGO REQUIREMENTS Figures FIGURE 1: EXAMPLE ADAPTER LABEL FIGURE 2: EXAMPLE PLATFORM SLOT LABEL FIGURE 3: EXAMPLE ENCLOSURE LABEL Tables TABLE 1: EXAMPLE ADAPTER ATTRIBUTE LABELS... 9 TABLE 2: EXAMPLE PLATFORM SLOT ATTRIBUTE LABELS TABLE 3: RECONCILED MAXIMUM SIGNALING LEVEL EXAMPLES TABLE 4: RECONCILED MAXIMUM LINK WIDTH EXAMPLES TABLE 5: RECONCILED MAXIMUM NEGOTIATED LINK WIDTH EXAMPLES TABLE 6: RECONCILED OPERATIONAL POWER EXAMPLES TABLE 7: RECONCILED LABEL EXAMPLES

4 4 PCI EXPRESS LABEL SPECIFICATION AND USAGE GUIDELINES, REV. 1.0

5 Objective of the Specification The purpose of this document is to clarify and standardize how PCI-SIG members communicate support for PCI Express (PCIe ). Communications mechanisms include sales collateral, system documentation, motherboard silk-screens next to PCIe slots, enclosure labels, and labels on PCIe Adapters. With the use of labeling, the user is better able to align PCIe Adapter performance with the system slot performance. This document is to be used in conjunction with, and does not supersede, the terms and conditions specified in the PCI-SIG Trademark and Logo Usage Guidelines document. Adherence to this specification is optional. Document Organization Chapter 1 specifies platform, Adapter, and enclosure labeling requirements and provides examples to illustrate usage. Chapter 2 specifies additional PCI Express logo requirements. Documentation Conventions Capitalization Some terms are capitalized to distinguish their definition in the context of this document from their common English meaning. Words not capitalized have their common English meaning. When terms such as memory write or memory read appear completely in lower case, they include all transactions of that type. Register names and the names of fields and bits in registers and headers are presented with the first letter capitalized and the remainder in lower case. Numbers and Number Bases Hexadecimal numbers are written with a lower case h suffix, e.g., 0FFFFh and 80h. Hexadecimal numbers larger than four digits are represented with a space dividing each group of four digits, as in 1E FFFF FFFFh. Binary numbers are written with a lower case b suffix, e.g., 1001b and 10b. Binary numbers larger than four digits are written with a space dividing each group of four digits, as in b. All other numbers are decimal. Reference Information Reference information is provided in various places to assist the reader and does not represent a requirement of this document. Such references are indicated by the abbreviation (ref). For example, in some places, a clock that is specified to have a minimum period of 400 ps also includes the reference information maximum clock frequency of 2.5 GHz (ref). Requirements of other specifications also appear in various places throughout this document and are marked as reference information. Every effort has been made to guarantee that this information accurately reflects the referenced document; however, in case of a discrepancy, the original document takes precedence. 5

6 Implementation Notes Implementation Notes should not be considered to be part of this specification. They are included for clarification and illustration only. Implementation Notes within this document are enclosed in a box and set apart from other text. Terms and Abbreviations Adapter Enclosure Signaling Link width PCIe Adapter refers to any of the supported PCIe form factors: PCIe Card Electromechanical (CEM), PCIe Mini Card, and PCIe ExpressModule. To simplify and improve clarity, this term is used throughout the document. Also known as a chassis, an enclosure is a mechanical structure capable of housing one or more Adapters. Indicates the effective bit rate of the Link: 2.5 GT/s or 5.0 GT/s. The collection of two Ports and their interconnecting Lanes. A Link is a dual-simplex communications path between two components. PCIe currently supports multiple Link widths: x1, x2, x4, x8, x12, x16, and x32. xn indicates the physical and/or active number of Lanes in each direction on a given Link. The PCI-SIG has trademarked PCIe as an acceptable abbreviation for PCI Express as reflected in the latest PCI-SIG Trademark and Logo Usage Guidelines document. 6

7 1 1. Label Specification This specification specifies labels for PCIe Adapters, slots, and enclosures and is optional normative. This specification is applicable to all PCIe form factors. PCIe form factor specifications take precedence over this label specification if they specify a label. For example, the PCIe ExpressModule specification specifies label construction and should be adhered to where there is specification overlap with this label specification Platform Labeling A platform that includes one or more PCIe slots must indicate the form factor(s) supported. Similarly an Adapter must indicate its form factor type and size. This information should be included in documentation, applicable sales/marketing collateral, and specification sheets Adapter Attribute Labeling The following attributes are used to construct an Adapter label. Each attribute supports multiple options and, therefore, each option must be comprehended with the associated label. Signaling The maximum supported signaling rate supported by the Adapter The label PCIe indicates the maximum signaling rate supported by the Adapter is 2.5 GT/s per Lane. The label PCIe2 indicates the maximum signaling rate supported by the Adapter is 5.0 GT/s per Lane. An Adapter supporting 5.0 GT/s signaling is required to support PCIe 2.5 GT/s signaling to insure interoperability; therefore, the label PCIe2 indicates the Adapter is permitted to be inserted into any slot that supports either signaling rate but will only perform at the maximum signaling of the slot; e.g., if 2.5 GT/s signaling is maximum, then the Adapter will perform at the 2.5 GT/s signaling rate. 7

8 Link width The maximum physical Link width of the edge connector of the Adapter Depending upon the Adapter form factor, the connector can be one of the following Link widths: x1, x4, x8, or x16. See the corresponding Adapter form factor specification for additional details on the maximum physical Link width supported by a given form factor. In general, an Adapter with a smaller maximum physical Link width can be inserted into a larger maximum physical Link width slot; e.g., a x4 Adapter can be inserted into a x8 slot. Note: While PCIe supports a x32 Link width, there are currently no PCIe form factors that support this Link width. Negotiable Link width An Adapter may be capable of negotiating intermediate Link widths between x1 and xn (where N is the maximum number of Lanes routed). If intermediate Link widths are supported, then all supported Link widths are included within a pair of parenthesis as part of the label. An Adapter is permitted to support any of the following negotiated Link widths: x1, x2, x4, x8, x12, x16. Power requirement Communicates the maximum power the Adapter requires a corresponding slot to deliver. Unless otherwise constrained by the form factor, the default power is 25 W. Therefore, if the default 25 W is required by the Adapter, the power attribute component is not included in the label. For the x1 CEM form factor, an Adapter may only require 10 W from the slot. If so, the label includes a 10W power attribute component. For the x16 CEM form factor, an Adapter may require 75 W be delivered by the slot. If so, the label includes a 75W power attribute component. For x16 CEM Adapters designed to the PCI Express x16 Graphics 150W-ATX Specification, an Adapter requires an additional connector and associated power. If so, the label includes a +EXT75W power attribute component. These attributes are concatenated together to construct an Adapter label as follows: PCIeG xl (X n, X n-1, X 0 ) pw Where: G = Not present (supports 2.5 GT/s only) or signaling generation (e.g., 2 indicates the adapter supports 5.0 GT/s and 2.5 GT/s signaling) L = Physical size of the edge connector X = Negotiated Link width. If no negotiated Link widths values are provided, the Adapter supports all intermediate Link widths up to the maximum size of the edge connector. pw = Not present if default maximum or power in Watts 8

9 In addition to the above attributes, the label must comply with the following: An Adapter label is permitted to be either silkscreen or an adhesive label. An Adapter label must be clearly legible. The recommended minimum height for an adhesive label or the silkscreen on an Adapter is 2.5 mm. This minimum height guideline applies to all PCIe form factors. The label can be applied to any location on either the component side or the backside of the Adapter. It is recommended that the label be placed near the top edge of the Adapter to allow visibility of the label when the Adapter is seated in a PCIe slot. The label should be used in all marketing collateral and specification sheets as well as user documentation for consistency. Table 1 illustrates a number of examples of how the Adapter attribute components are combined to create the associated compliant label. Example Label PCIe x1 10W Table 1: Example Adapter Attribute Labels Explanation Adapter with x1 edge connector capable of operating in x1 Link width, uses 2.5 GT/s signaling, and requires 10 W to be delivered by the PCIe slot PCIe x16 75W Adapter with x16 edge connector capable of operating in x16, x12, x8, x4, x2, or x1 negotiable Link width, uses 2.5 GT/s signaling, and requires 75 W to be delivered by the PCIe slot PCIe x8 Adapter with x8 edge connector capable of operating in x8, x4, x2,or x1 negotiable Link width, uses 2.5 GT/s signaling, and requires 25 W to be delivered by the PCIe slot PCIe x16 (16,8,4,1) 75W Adapter with x16 edge connector capable of operating in x16, x8, x4, or x1 negotiable Link width, uses 2.5 GT/s signaling, and requires 75 W to be delivered by the PCIe slot PCIe x16 (16,8,4,1) 75W +EXT 75W PCIe2 x4 Adapter with x16 edge connector capable of operating in x16, x8, x4, or x1 negotiable Link width, uses 2.5 GT/s signaling, and requires 75 W to be delivered by the PCIe slot. Adapter also requires an additional 75 W from the PCIe x16 Graphics 150 W- ATX power connector. Adapter may not operate at full performance or only in diagnostics mode if the additional graphics power connector is not present. Adapter with x4 edge connector capable of operating in x4,x2, or x1 negotiable Link width, supports 2.5 GT/s and 5.0 GT/s signaling, and requires 25 W to be delivered by the PCIe slot 9

10 Figure 1: Example Adapter Label 1.3. Slot Attribute Labeling The following attributes are used to construct a slot label. Each attribute supports multiple options and, therefore, each option must be comprehended with the associated label. Signaling The maximum supported signaling rate supported by the slot. The label PCIe indicates the maximum signaling rate supported by component attached to the slot is 2.5 GT/s per Lane. The label PCIe2 indicates the maximum signaling rate supported by the component attached to the slot is 5.0 GT/s per Lane. A slot supporting 5.0 GT/s signaling is required to support PCIe 2.5 GT/s signaling to insure interoperability; therefore, the label PCIe2 indicates an Adapter supporting either signaling rate can be inserted into the slot and operate at the Adapter s maximum signaling rate. Link width Communicates the maximum physical Link width of the slot connector. Depending upon the Adapter form factor, the connector can be one of the following Link widths: x1, x4, x8, or x16. See the corresponding Adapter form factor specification for additional details on the maximum physical Link width supported by a given form factor. An Adapter that uses a small maximum physical Link width may be inserted into a slot that supports a larger maximum physical Link width and interoperate. 10

11 Negotiable Link width The component attached to a slot may be capable of negotiating intermediate Link widths between x1 and xn (where N is the maximum number of Lanes routed). If intermediate Link widths are supported, then all supported Link widths are included within a pair of parenthesis as part of the label. A slot is permitted to support any of the following negotiated Link widths: x1, x2, x4, x8, x12, or x16. Power requirement Communicates the maximum power the slot can supply to an Adapter. Unless otherwise constrained by the form factor, the default power is 25 W. Therefore, if the default 25 W is required by the Adapter, the power attribute component is not included in the label. For the x1 CEM form factor, a slot may supply only 10 W. If so, the label includes a 10W power attribute component. For the x16 CEM form factor, a slot may supply 75 W (example usage model is a graphics Adapter slot). If so, the label includes a 75W power attribute component. For x16 CEM Adapters designed to the PCI Express x16 Graphics 150W-ATX Specification, an Adapter requires an additional connector and associated power. This information is not communicated through the slot label but through the Adapter label or the optional enclosure label. Slot number (optional) A slot may be identified by the addition of the word slot and a slot number. The label n where n indicates the slot number within an enclosure. The word slot is optional. These attributes are concatenated together to construct a slot label as follows: Slot n PCIeG xl (X n, X n-1, X 0 ) pw Where: n = Optional slot number G = Not present (supports 2.5 GT/s signaling only) or signaling generation (e.g., 2 indicates the adapter supports 5.0 GT/s and 2.5 GT/s signaling) L = Maximum physical Link width of the slot connector X = Negotiated Link width. If no negotiated Link widths values are provided, the Adapter supports all intermediate Link widths up to the maximum size of the edge connector. pw = Not present if default maximum or power in Watts In addition to the above attributes, the label must comply with the following: A slot label can be either silkscreen or an adhesive label. A slot label must be clearly legible. The recommended minimum height for an adhesive label or the silkscreen on a slot is 2.5 mm. This minimum height guideline applies to all PCIe form factors. 11

12 The label should be used in all marketing collateral and specification sheets as well as user documentation for consistency. The slot label is permitted to be attached to a slot, a motherboard, or a riser card. Table 2 illustrates a number of examples of how the Adapter attribute components are combined to create the associated compliant label. Table 2: Example Platform Slot Attribute Labels Example Label PCIe x1 10W PCIe x16 75W PCIe x8 (4,1) PCIe x16 (8,1) 75W PCIe2 x16 (16,1) 5 PCIe x8 Explanation Slot with a x1 maximum Link width using 2.5 GT/s signaling and provides 10 W power to an Adapter Slot using a x16 connector, supports x16, x12, x8, x4, x2, and x1 adapters, uses 2.5 GT/s signaling and provides 75 W power to an Adapter Slot using a x8 connector but with a x4 maximum Link width using 2.5 GT/s signaling and provides 25 W power to an Adapter Slot using a x16 connector but with a x8 maximum or a x1 negotiable Link width using 2.5 GT/s signaling and provides 75 W power to an Adapter Slot with x16 connector, supports a x16 maximum Link width or x1 negotiable Link width using 5.0 GT/s signaling and provides 25 W power to an Adapter Slot number 5. Slot with a x8 connector, supports x8, x4, x2, and x1 adapters, uses 2.5 GT/s signaling and provides 25 W power to an Adapter Figure 2: Example Platform Slot Label 12

13 1.4. Enclosure Attribute Labeling A platform or I/O enclosure can provide an additional label. The label is constructed using the rules for the platform slot label (refer to Section 1.3) with the addition of support for the PCI Express x16 Graphics 150W-ATX Specification. This is accomplished by adding a +EXT75" to the label if the enclosure supplies the additional power required for high-end graphics devices. The attributes are concatenated together to construct a enclosure label as follows: PCIeG xl (X n, X n-1, X 0 ) pw Where: n = Optional slot number (can be vertically placed above PCIe label, optionally include word slot ) G = Not present (supports 2.5 GT/s signaling only) or signaling generation (e.g., 2 indicates the adapter supports 5.0 GT/s and 2.5 GT/s signaling) L = Maximum physical connector width X = Negotiated Link width pw = Not present if default maximum or power in Watts +EXT75 = If the enclosure supports the PCI Express x16 Graphics 150W-ATX Specification An example of an optional enclosure label is shown in Figure 3. 0 PCIe2 x16 75W 1 PCIe x8 (8,4,1) 2 PCIe x1 3 PCIe 1 10W Figure 3: Example Enclosure Label 13

14 1.5. Reconciling Adapter and Slot Attributes Given the variance in Adapter and slot attribute options, the information in Table 3 through Table 7 must be applied to determine the actual operational and performance characteristics of the combination. Table 3: Reconciled Maximum Signaling Level Examples Adapter Signaling Label Slot Signaling Label Maximum Signaling Supported PCIe PCIe 2.5 GT/s signaling PCIe2 PCIe 2.5 GT/s signaling PCIe PCIe2 5.0 GT/s signaling PCIe2 PCIe2 5.0 GT/s signaling Adapter Link Width Label Table 4: Reconciled Maximum Link Width Examples Slot Link Width Label x1 x1 x1 x4 x4 x4 x8 x8 x8 x16 x16 x16 x1 x4 or x8 or x16 x1 x4 x8 or x16 x4 x8 x8 or x16 x8 Maximum Link Width Supported If an Adapter edge connector is physically larger than the slot connector, the Adapter cannot physically mate with the slot. For example, a x16 Adapter cannot be inserted into x1 slot due to the connector mismatch. If an Adapter edge connector is physically smaller than the slot connector, the Adapter can physically mate with the slot. For example, a x8 Adapter can be inserted into a x16 slot. 14

15 Adapter Link Width / Negotiated Link Width x4 x8 Table 5: Reconciled Maximum Negotiated Link Width Examples Slot Link Width / Negotiated Link Width x4 (4,1) or x8 (8,4,1) or x16 (16,4,1) or x16 (16,8,4,1) x8 (8,4,1) or x16 (16,8,1) or x16 (16,8,4,1) x16 x16 (16,8,4,1) or x16 (16,8,1) x16 x16 (16,4,1) x16 (4,1) x4 x16 (16,8,1) x16 (8,4,1) x8 x8 (8,4,1) x8 (4,1) x4 x8 (8,4,1) x8 (8,4,1) x8 x16 (8,4,1) x16 (4,1) x4 x16 (8,4,1) x16 (8,4,1) x8 x16 (16,8,4,1) x16 (8,4,1) x8 x16 (16,8,4,1) x16 (16,8,4,1) x16 Maximum Negotiated Link Width Supported x4 x8 Adapter Power Label Slot Power Label Table 6: Reconciled Operational Power Examples Optional Enclosure Power Label Present Operational Power <none> <none> <none> 25 W Adapter and slot power match 10W 10W 10W 10 W Adapter and slot power match 75W 75W 75W 75 W Adapter and slot power match 75W +EXT75W 75W +EXT75W 150 W Adapter and slot power match 10W <none> <none> 10 W slot by default delivers 25 W <none> 10W <none> May not operate if the Adapter requires more than 10 W to function <none> 75W 75W +EXT75W 25 W Slot provides sufficient power on primary connector, second connector on Adapter is not present and, therefore, is ignored 75W or 75W +EXT75W <none> <none> May not operate other than diagnostics mode due to insufficient power 75W +EXT75W 75W 75W May not operate other than in reduced performance or diagnostics mode due to insufficient power 15

16 The examples in Table 7 illustrate how to reconcile a complete Adapter label with a complete slot label to determine the complete functional qualities of the combination. Table 7: Reconciled Label Examples Adapter Label Slot Label Reconciled Attributes PCIe x1 10W PCIe x1 10W 2.5 GT/s signaling, x1 Link width, 10 W power supplied to the Adapter PCIe x8 (8,4,1) PCIe x8 2.5 GT/s signaling, x8 Link width, 25 W power supplied to the Adapter PCIe x8 (8,4,1) PCIe x8 (4,1) 2.5 GT/s signaling, x4 Link width, 25 W power supplied to the Adapter PCIe x8 PCIe x8 (4,1) 2.5 GT/s signaling, x4 Link width, 25 W power supplied to the Adapter PCIe x16 (16,8,4,1) 75W PCIe x16 75W 2.5 GT/s signaling, x16 Link width, 75 W power supplied to the Adapter PCIe x16 (16,8,4,1) 75W PCIe x16 (8) 75W 2.5 GT/s signaling, x8 Link width, 25 W power supplied to the Adapter PCIe x16 (16,8,4,1) 75W PCIe x16 (4) 75W 2.5 GT/s signaling, x4 Link width, 75 W power supplied to the Adapter PCIe2 x16 75W PCIe x16 75W 5.0 GT/s signaling, x16 Link width, 75 W power supplied to the Adapter PCIe2 x16 75W PCIe2 x16 75W 5.0 GT/s signaling, x16 Link width, 75 W power supplied to the Adapter PCIe x16 (16,8,4,1) 75W PCIe x16 75W 2.5 GT/s signaling, x16 Link width, 75 W power +EXT 75W supplied to the Adapter. Adapter may not operate at full performance or only in diagnostics mode if the additional graphics power connector is not present. 16

17 2 2. Additional PCI Express Logo Requirements Pursuant to a change in Article 12.1 (9) of the PCI-SIG Bylaws, approved by the Board on September 3, 2003, so long as a company maintains its membership, they are granted a fully paid, non-transferable, non-sub licensable, world wide license to make use of PCI-SIG s trademarks, service marks, and logo types in compliance with the then current Trademark and Logo Usage Guidelines. (Upon expiration or termination of membership, a Member's license granted hereunder shall automatically terminate.) The Corporation shall retain the right to restrain a Member s use of the Corporation s trademarks, service marks, and logos in violation of the Trademarks and Logo Usage Guidelines. The Trademark and Logo Usage guidelines prohibit the use of PCI-SIG logos on packaging and advertising materials without the written consent of the PCI-SIG. The words PCI-SIG-COMPLIANT, PCI-SIG-COMPATIBLE, and any other words suggesting that a product complies with the specification being developed by PCI-SIG, may only be used if the Member s product in question has passed all compliance testing required by PCI-SIG and if the product appears on the Integrators list set forth on PCI-SIG s Web site. 17

18 18 PCI EXPRESS LABEL SPECIFICATION AND USAGE GUIDELINES, REV. 1.0

PCI Express x16 Graphics 150W-ATX Specification Revision 1.0

PCI Express x16 Graphics 150W-ATX Specification Revision 1.0 PCI Express x16 Graphics 150W-ATX Specification Revision 1.0 October 25, 2004 Revision Revision History Date 1.0 Initial release. 10/25/04 PCI-SIG disclaims all warranties and liability for the use of

More information

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a July 22, 2003 REVISION REVISION HISTORY DATE 1.0 Initial release. 9/22/99 1.0a Clarifications and typographical corrections. 7/24/00

More information

PCI Express Link/Transaction Test Methodology

PCI Express Link/Transaction Test Methodology PCI Express Link/Transaction Test Methodology September 29, 2006 Revision 1.1 This page is intentionally left blank. 2 PCI Express Link/Transaction Test Methodology, Rev 1.1 Revision History Document

More information

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a July 29, 2002July 22, 2003 REVISION REVISION HISTORY DATE 1.0 Initial release. 9/22/99 1.0a Clarifications and typographical corrections.

More information

Architecture Specification

Architecture Specification PCI-to-PCI Bridge Architecture Specification, Revision 1.2 June 9, 2003 PCI-to-PCI Bridge Architecture Specification Revision 1.1 December 18, 1998 Revision History REVISION ISSUE DATE COMMENTS 1.0 04/05/94

More information

Single Root I/O Virtualization and Sharing Specification Revision 1.0. September 11, 2007

Single Root I/O Virtualization and Sharing Specification Revision 1.0. September 11, 2007 Single Root I/O Virtualization and Sharing Specification Revision 1.0 September 11, 2007 Revision Revision History Date 1.0 Initial release. 9/11/2007 PCI-SIG disclaims all warranties and liability for

More information

PCI Express 225 W/300 W High Power Card Electromechanical Specification Revision 1.0RC

PCI Express 225 W/300 W High Power Card Electromechanical Specification Revision 1.0RC PCI Express 225 W/300 W High Power Card Electromechanical Specification Revision 1.0RC March 14, 2008 REVISION REVISION HISTORY DATE 0.9 PCI-SIG member review draft 12/17/07 1.0RC 1.0 Release Candidate

More information

Enhanced Serial Peripheral Interface (espi) ECN

Enhanced Serial Peripheral Interface (espi) ECN Enhanced Serial Peripheral Interface (espi) ECN Engineering Change Notice TITLE Clarify OOB packet payload DATE 10 January 2014 AFFECTED DOCUMENT espi Base Specification Rev 0.75 DISCLOSURE RESTRICTIONS

More information

PCI Express to PCI/PCI-X Bridge Specification Revision 1.0

PCI Express to PCI/PCI-X Bridge Specification Revision 1.0 PCI Express to PCI/PCI-X Bridge Specification Revision 1.0 July 14, 03 REVISION REVISION HISTORY DATE 1.0 Initial release 7/14/03 PCI-SIG disclaims all warranties and liability for the use of this document

More information

PCI-X Addendum to the PCI Local Bus Specification. Revision 1.0a

PCI-X Addendum to the PCI Local Bus Specification. Revision 1.0a PCI-X Addendum to the PCI Local Bus Specification Revision 1.0a July 24, 2000 REVISION REVISION HISTORY DATE 1.0 Initial release. 9/22/99 1.0a Clarifications and typographical corrections. 7/24/00 The

More information

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0a

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0a PCI-X Addendum to the PCI Compliance Checklist Revision 1.0a August 29, 2000 PCI-X Addendum to the PCI Compliance Checklist REVISION REVISION HISTORY DATE 1.0 Initial Release 3/1/00 1.0a Updates for PCI-X

More information

A.G.P. Pro Specification

A.G.P. Pro Specification A.G.P. Pro Specification Revision 1.0 Intel Corporation August 1998 A.G.P. Pro Specification Copyright Intel Corporation 1998 All rights reserved. This specification is provided AS IS with no warranties

More information

Intel Desktop Board DH55TC

Intel Desktop Board DH55TC Intel Desktop Board DH55TC Specification Update December 2011 Order Number: E88213-006 The Intel Desktop Board DH55TC may contain design defects or errors known as errata, which may cause the product to

More information

OpenFlow Trademark Policy

OpenFlow Trademark Policy Introduction OpenFlow Trademark Policy This document outlines the Open Networking Foundation s ( ONF ) policy for the trademarks and graphic logos that we use to identify the OpenFlow specification and

More information

Enterprise and Datacenter. SSD Form Factor. 1U Short Specification

Enterprise and Datacenter. SSD Form Factor. 1U Short Specification Enterprise and Datacenter SSD Form Factor 1U Short Specification Revision 0.9 Draft October 27, 2017 Enterprise and Datacenter SSD Form Factor Working Group Please send comments to Anthony Constantine

More information

PCI-X Addendum to the PCI Local Bus Specification. Revision 1.0

PCI-X Addendum to the PCI Local Bus Specification. Revision 1.0 PCI-X Addendum to the PCI Local Bus Specification Revision 1.0 September 22, 1999 REVISION REVISION HISTORY DATE 1.0 Initial release. 9/22/99 The PCI Special Interest Group disclaims all warranties and

More information

Microsoft Windows 2016 Mellanox 100GbE NIC Tuning Guide

Microsoft Windows 2016 Mellanox 100GbE NIC Tuning Guide Microsoft Windows 2016 Mellanox 100GbE NIC Tuning Guide Publication # 56288 Revision: 1.00 Issue Date: June 2018 2018 Advanced Micro Devices, Inc. All rights reserved. The information contained herein

More information

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group

More information

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite Freescale Semiconductor Document Number: AN4784 Rev. 0, 10/2013 PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite This document provides a description of procedures, tools, and criteria

More information

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

FOR TCG ACPI Specification

FOR TCG ACPI Specification ERRATA Errata Version 0.3 August 25, 2017 FOR TCG ACPI Specification Specification Version 1.20 Revision 8 January 19th, 2017 Contact: admin@trustedcomputinggroup.org Copyright TCG 2017 Disclaimers, Notices,

More information

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,

More information

SDLC INTELLECTUAL PROPERTY POLICY

SDLC INTELLECTUAL PROPERTY POLICY SDLC INTELLECTUAL PROPERTY POLICY Last Revised: 11/14/17 1. Introduction. This Intellectual Property Policy ( Policy ) governs intellectual property rights of the SDL Consortium ( SDLC ) and its Members

More information

Intel Desktop Board D945PSN Specification Update

Intel Desktop Board D945PSN Specification Update Intel Desktop Board D945PSN Specification Update Release Date: February 2007 Order Number: D23989-006US The Intel Desktop Board D945PSN may contain design defects or errors known as errata, which may cause

More information

AT60142H/HT. Rad-Hard 512Kx8 Very Low Power CMOS SRAM ERRATA-SHEET. Active Errata List. Errata History. Abbreviations. 1.

AT60142H/HT. Rad-Hard 512Kx8 Very Low Power CMOS SRAM ERRATA-SHEET. Active Errata List. Errata History. Abbreviations. 1. AT60142H/HT Rad-Hard 512Kx8 Very Low Power CMOS SRAM ERRATA-SHEET Active Errata List 1. Reading Error Errata History Lot Number Errata List All AT60142H lots 1 All AT60142HT lots 1 Abbreviations ATE :

More information

Enterprise and Datacenter. SSD Form Factor. 1U Long Specification

Enterprise and Datacenter. SSD Form Factor. 1U Long Specification Enterprise and Datacenter SSD Form Factor 1U Long Specification Revision 0.9 Draft November 9, 2017 Enterprise and Datacenter SSD Form Factor Working Group Please send comments to Anthony Constantine anthony.m.constantine@intel.com

More information

Intel X48 Express Chipset Memory Controller Hub (MCH)

Intel X48 Express Chipset Memory Controller Hub (MCH) Intel X48 Express Chipset Memory Controller Hub (MCH) Specification Update March 2008 Document Number: 319123-001 Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH

More information

STEVAL-CCM002V1. TFT-LCD panel demonstration board based on the STM32 as LCD controller. Features. Description

STEVAL-CCM002V1. TFT-LCD panel demonstration board based on the STM32 as LCD controller. Features. Description TFT-LCD panel demonstration board based on the STM32 as LCD controller Data brief Features Displays images on a TFT-LCD using the STM32 as LCD controller Includes a slideshow of images to demonstrate static

More information

Specification for TRAN Layer Services

Specification for TRAN Layer Services Specification for TRAN Layer Services Version 1.0 November 3, 1995 Sponsored by: Architecture Working Group of the 1394 Trade Association Approved for Release by: 1394 Trade Association Steering Committee

More information

Open Compute Project SM TRADEMARK USAGE GUIDELINES Ver. 1.2 August 1, 2016

Open Compute Project SM TRADEMARK USAGE GUIDELINES Ver. 1.2 August 1, 2016 Open Compute Project SM TRADEMARK USAGE GUIDELINES Ver. 1.2 August 1, 2016 Introduction This document describes the set of rules for an OCP member s ( Member s ) proper use of the Open Compute Project

More information

APPLICATION NOTE. 3-lead CONTACT Package Usage. ATSHA204A, ATECC108A, and ATECC508A. Introduction. 3-lead CONTACT Package

APPLICATION NOTE. 3-lead CONTACT Package Usage. ATSHA204A, ATECC108A, and ATECC508A. Introduction. 3-lead CONTACT Package APPLICATION NOTE 3-lead CONTACT Package Usage ATSHA204A, ATECC108A, and ATECC508A Introduction The Atmel CryptoAuthentication devices are often used in product accessory or product ecosystem management.

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

Intel Cluster Ready Allowed Hardware Variances

Intel Cluster Ready Allowed Hardware Variances Intel Cluster Ready Allowed Hardware Variances Solution designs are certified as Intel Cluster Ready with an exact bill of materials for the hardware and the software stack. When instances of the certified

More information

ARM CoreLink DPE-400 Data Parity Extension for NIC-400

ARM CoreLink DPE-400 Data Parity Extension for NIC-400 ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM CoreLink DPE-400 Data Parity Extension

More information

Intel Desktop Board D915GUX Specification Update

Intel Desktop Board D915GUX Specification Update Intel Desktop Board D915GUX Specification Update Release Date: July 2006 Order Number: C80894-005US The Intel Desktop Board D915GUX may contain design defects or errors known as errata, which may cause

More information

Intel Desktop Board D915GEV Specification Update

Intel Desktop Board D915GEV Specification Update Intel Desktop Board D915GEV Specification Update Release Date: July 2006 Order Number: C80889-005US The Intel Desktop Board D915GEV may contain design defects or errors known as errata, which may cause

More information

AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly

AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly AVR 8-bit Microcontrollers AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly APPLICATION NOTE Table of Contents 1. What has Changed...3 1.1. What This Means and How to Adapt...4 2.

More information

1. General Usage Guidelines... 2

1. General Usage Guidelines... 2 MHL Trademarks and Usage Guidelines Table of Contents 1. General Usage Guidelines... 2 2. MHL Logo Usage Guidelines... 3 2.1. The MHL Logo.... 3 2.2. Unallowed Alterations and Changes.... 3 2.3. Allowable

More information

PCI Express TM. Architecture. Link Layer Test Considerations Revision 1.0

PCI Express TM. Architecture. Link Layer Test Considerations Revision 1.0 PCI Express TM Architecture Link Layer Test Considerations Revision 1.0 April 26, 2004 Revision History Revision Issue Date Comments 1.0 4/26/2004 Initial release. PCI-SIG disclaims all warranties and

More information

1. Approval for Use of OpenPOWER Marks and Trademark License

1. Approval for Use of OpenPOWER Marks and Trademark License OPENPOWER FOUNDATION TRADEMARK AND LOGO USAGE GUIDELINES These Trademark and Logo Usage Guidelines ( Guidelines ) address the authorized uses of s ( OpenPower, OpenPOWER Foundation, or the Foundation )

More information

Intel Learning Series Developer Program Self Verification Program. Process Document

Intel Learning Series Developer Program Self Verification Program. Process Document Intel Learning Series Developer Program Self Verification Program Process Document Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel

More information

Ecma International Policy on Submission, Inclusion and Licensing of Software

Ecma International Policy on Submission, Inclusion and Licensing of Software Ecma International Policy on Submission, Inclusion and Licensing of Software Experimental TC39 Policy This Ecma International Policy on Submission, Inclusion and Licensing of Software ( Policy ) is being

More information

Application Note. A Performance Comparison of Dialogic DM3 Media Boards for PCI Express and PCI

Application Note. A Performance Comparison of Dialogic DM3 Media Boards for PCI Express and PCI A Performance Comparison of Dialogic DM3 Media Boards for PCI Express and PCI Executive Summary This application note compares the performance of the Dialogic DM3 Media Boards for PCI with the newer DM3

More information

PCI EXPRESS EXPANSION SYSTEM USER S MANUAL

PCI EXPRESS EXPANSION SYSTEM USER S MANUAL 600-2704 PCI EXPRESS EXPANSION SYSTEM USER S MANUAL The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies.

More information

HyperTransport Consortium

HyperTransport Consortium HyperTransport Consortium HTX3 Specification for HyperTransport 3.0 Daughtercards and ATX/EATX Motherboards Document # HTC20080701-00030-0001 Author: David Emberson dre@alum.mit.edu Rohala Limited, LLC

More information

STEVAL-PCC010V1. ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board. Features. Description

STEVAL-PCC010V1. ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board. Features. Description ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board Data brief Features ST802RT1A Ethernet PHY demonstration board: ST802RT1A fast Ethernet physical layer transceiver On-board

More information

Interoperability Specification for ICCs and Personal Computer Systems

Interoperability Specification for ICCs and Personal Computer Systems Interoperability Specification for ICCs and Personal Computer Systems Part 3. Requirements for PC-Connected Interface Devices Gemalto HID Global NXP Semiconductors N.V. Oracle America SCM Microsystems

More information

RapidIO Interconnect Specification Part 3: Common Transport Specification

RapidIO Interconnect Specification Part 3: Common Transport Specification RapidIO Interconnect Specification Part 3: Common Transport Specification Rev. 1.3, 06/2005 Copyright RapidIO Trade Association RapidIO Trade Association Revision History Revision Description Date 1.1

More information

PCI Express External Cabling Specification Revision 1.0

PCI Express External Cabling Specification Revision 1.0 PCI Express External Cabling Specification Revision 1.0 January 4, 2007 Revision Revision History DATE 1.0 Initial public release. 1/4/2007 PCI-SIG disclaims all warranties and liability for the use of

More information

ML605 PCIe x8 Gen1 Design Creation

ML605 PCIe x8 Gen1 Design Creation ML605 PCIe x8 Gen1 Design Creation October 2010 Copyright 2010 Xilinx XTP044 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. AR35422 fixed; included in ISE tools. 07/23/10

More information

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0b

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0b PCI-X Addendum to the PCI Compliance Checklist Revision 1.0b April 16, 2003 PCI-X 1.0b Addendum to the PCI Compliance Checklist REVISION REVISION HISTORY DATE 1.0 Initial Release 3/1/00 1.0a Updates for

More information

Intel Platform Innovation Framework for EFI SMBus Host Controller Protocol Specification. Version 0.9 April 1, 2004

Intel Platform Innovation Framework for EFI SMBus Host Controller Protocol Specification. Version 0.9 April 1, 2004 Intel Platform Innovation Framework for EFI SMBus Host Controller Protocol Specification Version 0.9 April 1, 2004 SMBus Host Controller Protocol Specification THIS SPECIFICATION IS PROVIDED "AS IS" WITH

More information

STEVAL-SPBT4ATV3. USB dongle for the Bluetooth class 1 SPBT2632C1A.AT2 module. Features. Description

STEVAL-SPBT4ATV3. USB dongle for the Bluetooth class 1 SPBT2632C1A.AT2 module. Features. Description USB dongle for the Bluetooth class 1 SPBT2632C1A.AT2 module Features Based on V3.0 Bluetooth class 1 module, SPBT2632C1A.AT2 USB interface and power supply Supported reprogrammability via USB interface

More information

SUMIT Industry Standard Module (SUMIT-ISM) SPECIFICATION

SUMIT Industry Standard Module (SUMIT-ISM) SPECIFICATION SUMIT Industry Standard Module (SUMIT-ISM) SPECIFICATION Revision 1.0 August 25, 2009 IMPORTANT INFORMATION AND DISCLAIMERS The Small Form Factor Special Interest Group, Inc. (SFF-SIG) does not make any

More information

PCI EXPRESS EXPANSION SYSTEM USER S MANUAL

PCI EXPRESS EXPANSION SYSTEM USER S MANUAL 600-2703 PCI EXPRESS EXPANSION SYSTEM USER S MANUAL The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies.

More information

CE-ATA Embedded Cable and Connector Specification

CE-ATA Embedded Cable and Connector Specification CE-ATA Embedded Cable and Connector Specification Révision 1.0 23-August-2005 Apple Computer Corporation Hitachi Global Storage Technologies Corporation Intel Corporation Marvell Semiconductor Corporation

More information

Bluetooth PC Card Transport Layer

Bluetooth PC Card Transport Layer Bluetooth WHITE PAPER DATE 25 August 99 N.B. DOCUMENT NO. 1.C.123/1.0 RESPONSIBLE Riku Mettala E-MAIL ADDRESS Riku.Mettala@nmp.nokia.com STATUS Bluetooth PC Card Transport Layer Version 1.0 The Bluetooth

More information

Error Correction Control and Parity BIOS Implementation Example

Error Correction Control and Parity BIOS Implementation Example Error Correction Control and Parity BIOS Implementation Example White Paper Revision 1.2 THIS SPECIFICATION [DOCUMENT] IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY,

More information

Enhanced Serial Peripheral Interface (espi)

Enhanced Serial Peripheral Interface (espi) Enhanced Serial Peripheral Interface (espi) Addendum for Server Platforms December 2013 Revision 0.7 329957 0BIntroduction Intel hereby grants you a fully-paid, non-exclusive, non-transferable, worldwide,

More information

MOSAIC CONTROL DISPLAYS

MOSAIC CONTROL DISPLAYS MOSAIC CONTROL DISPLAYS DA-06849-001_v02 May 2013 Application Note DOCUMENT CHANGE HISTORY DA-06849-001_v02 Version Date Authors Description of Change 01 May 1, 2013 AP, SM Initial Release 02 May 3, 2013

More information

AN626 Application note

AN626 Application note Application note Serial EEPROM product numbering This application note provides a detailed description of the part numbering scheme of Serial EEPROM products. The part numbering scheme consists of a maximum

More information

PCIe Electromechanical Updates Yun Ling Intel Corporation

PCIe Electromechanical Updates Yun Ling Intel Corporation PCIe Electromechanical Updates Yun Ling Intel Corporation * Third party marks and brands are the property of their respective owners. Agenda 225/300 Watt High Power CEM Spec Overview System Volumetric

More information

Server Rack Cabinet Compatibility Guide

Server Rack Cabinet Compatibility Guide Server Rack Cabinet Compatibility Guide Revision 2.4 September 2005 A Guide to the Selection and Evaluation of Server Rack Cabinets for Compatibility and Use with Intel Server Chassis Disclaimer THE INFORMATION

More information

MEC-USB-M002. User s Manual

MEC-USB-M002. User s Manual MEC-USB-M002 Mini PCI-e 2-port USB 3.0 board User s Manual Third Edition, February 2014 2014 Cervoz Co., Ltd. All rights reserved. Reproduction without permission is prohibited Mini PCI-e USB Card User

More information

AN NTAG I²C plus memory configuration options. Application note COMPANY PUBLIC. Rev June Document information

AN NTAG I²C plus memory configuration options. Application note COMPANY PUBLIC. Rev June Document information Document information Info Content Keywords NTAG I²C plus, memory configuration, NDEF, read-only, EEPROM Abstract Describe how to configure the NTAG I²C plus in the different use case for read/write, read-only

More information

Intel Desktop Board DP55WG. MLP Report. Motherboard Logo Program (MLP) 8/31/2009

Intel Desktop Board DP55WG. MLP Report. Motherboard Logo Program (MLP) 8/31/2009 Motherboard Logo Program (MLP) Intel Desktop Board DP55WG MLP Report 8/31/2009 Purpose: This report describes the DP55WG Motherboard Logo Program testing run conducted by Intel Corporation. THIS TEST REPORT

More information

TESLA K20X GPU ACCELERATOR

TESLA K20X GPU ACCELERATOR TESLA K20 GPU ACCELERATOR BD-06397-001_v09 October 2014 Board Specification DOCUMENT CHANGE HISTORY BD-06397-001_v09 Version Date Authors Description of Change 01 July 31, 2012 GG, SM Preliminary Information

More information

Application Note. Dialogic 1000 Media Gateway Series Serial CPID Configuration and Timing

Application Note. Dialogic 1000 Media Gateway Series Serial CPID Configuration and Timing Application Note Dialogic 1000 Media Gateway Series Serial CPID Configuration and Timing Application Note Dialogic 1000 Media Gateway Series Serial CPID Configuration and Timing Executive Summary The Dialogic

More information

Hardware Specification Revision 2.2 ECN 1. Revision 1.0 June 13, 2005

Hardware Specification Revision 2.2 ECN 1. Revision 1.0 June 13, 2005 -1 Hardware Specification Revision 2.2 ECN 1 Revision 1.0 June 13, 2005 IMPORTANT INFORMATION Copyright Copyright 1997-2005 PXI Systems Alliance. All rights reserved. This document is copyrighted by the

More information

Intel Desktop Board DZ68BC. MLP Report. Motherboard Logo Program (MLP) 11/9/2011

Intel Desktop Board DZ68BC. MLP Report. Motherboard Logo Program (MLP) 11/9/2011 Motherboard Logo Program (MLP) Intel Desktop Board DZ68BC MLP Report 11/9/2011 Purpose: This report describes the DZ68BC Motherboard Logo Program testing run conducted by Intel Corporation. THIS TEST REPORT

More information

EV-VNQ5E050AK VNQ5E050AK evaluation board

EV-VNQ5E050AK VNQ5E050AK evaluation board VNQ5E050AK evaluation board Data brief production data Features Parameter Symbol Value Unit Max supply voltage V CC 41 V Operating voltage range V CC 4.5 to 28 V Max On-State resistance R ON 50 mω Current

More information

Mile Terms of Use. Effective Date: February, Version 1.1 Feb 2018 [ Mile ] Mileico.com

Mile Terms of Use. Effective Date: February, Version 1.1 Feb 2018 [ Mile ] Mileico.com Mile Terms of Use Effective Date: February, 2018 Version 1.1 Feb 2018 [ Mile ] Overview The following are the terms of an agreement between you and MILE. By accessing, or using this Web site, you acknowledge

More information

Intel Desktop Board DZ77BH. PLMP Report. Previously Logo'd Motherboard Program (PLMP)

Intel Desktop Board DZ77BH. PLMP Report. Previously Logo'd Motherboard Program (PLMP) Previously Logo'd Motherboard Program (PLMP) Intel Desktop Board DZ77BH PLMP Report 3/07/2012 Purpose: This report describes the Board DZ77BH Previously logo'd Motherboard Program testing run conducted

More information

PSA200 User s Manual

PSA200 User s Manual 2011 Visionary Solutions, Inc. All rights reserved. Please visit the support section of our website at www.vsicam.com for manuals, other documentation, and software downloads. Visionary Solutions, Inc.

More information

Ecma International Policy on Submission, Inclusion and Licensing of Software

Ecma International Policy on Submission, Inclusion and Licensing of Software Ecma International Policy on Submission, Inclusion and Licensing of Software Experimental TC39 Policy This Ecma International Policy on Submission, Inclusion and Licensing of Software ( Policy ) is being

More information

Enterprise and Datacenter. SSD Form Factor. Connector Specification

Enterprise and Datacenter. SSD Form Factor. Connector Specification Enterprise and Datacenter SSD Form Factor Connector Specification Revision 0.9 Draft August 2, 2017 Enterprise and Datacenter SSD Form Factor Working Group 1 INTELLECTUAL PROPERTY DISCLAIMER THIS DRAFT

More information

ERRATA FOR. Protection Profile PC Client Specific TPM. Errata Version 1.0 June 16, 2018 DRAFT. Specification Version 1.

ERRATA FOR. Protection Profile PC Client Specific TPM. Errata Version 1.0 June 16, 2018 DRAFT. Specification Version 1. ERRATA Errata Version 1.0 June 16, 2018 DRAFT FOR Protection Profile PC Client Specific TPM June 16, 2018 Contact: admin@trustedcomputinggroup.org Copyright TCG 2003-2018 Disclaimers, Notices, and License

More information

Server Test Submission (STS) Report. Server WHQL Testing Services Enterprise Platforms and Services Division

Server Test Submission (STS) Report. Server WHQL Testing Services Enterprise Platforms and Services Division Rev 1.0 Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S5520UR Intel Server System SR2600URLX Intel Server System SR2625URLX Intel Server System SR2600URBRP

More information

Intel X38 Express Chipset

Intel X38 Express Chipset Intel X38 Express Chipset Specification Update For the 82X38 Memory Controller Hub (MCH) December 2007 Document Number: 317611-002 Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN

More information

Enthusiast System Architecture Certification Feature Requirements

Enthusiast System Architecture Certification Feature Requirements Enthusiast System Architecture Certification Feature Requirements October 2007 DA-03366-001_v02 Enthusiast System Architecture Certification Feature Requirements This document provides PC component vendors

More information

Branding Guidance December 17,

Branding Guidance December 17, Branding Guidance December 17, 2014 1 Executive Summary This document provides guidelines on the use of the FedRAMP name and logo on all FedRAMP marketing and collateral materials. General guidelines are

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with

More information

Intel Desktop Board DZ68ZV. PLMP Report. Previously Logo d Motherboard Program (PLMP)

Intel Desktop Board DZ68ZV. PLMP Report. Previously Logo d Motherboard Program (PLMP) Previously Logo d Motherboard Program (PLMP) Intel Desktop Board DZ68ZV PLMP Report Purpose: This report describes the Board DZ68ZV Previously Logo d Motherboard Program testing run conducted by Intel

More information

RapidIO TM Interconnect Specification Part 7: System and Device Inter-operability Specification

RapidIO TM Interconnect Specification Part 7: System and Device Inter-operability Specification RapidIO TM Interconnect Specification Part 7: System and Device Inter-operability Specification Rev. 1.3, 06/2005 Copyright RapidIO Trade Association RapidIO Trade Association Revision History Revision

More information

Intel Server Board S1200V3RPO Intel Server System R1208RPOSHORSPP

Intel Server Board S1200V3RPO Intel Server System R1208RPOSHORSPP Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S1200V3RPO Intel Server System R1208RPOSHORSPP Rev 1.0 Server Test Submission (STS) Report For the Microsoft Windows

More information

Intel Desktop Board DX58SO. MLP Report. Motherboard Logo Program (MLP) 8/10/2009

Intel Desktop Board DX58SO. MLP Report. Motherboard Logo Program (MLP) 8/10/2009 Motherboard Logo Program (MLP) Intel Desktop Board DX58SO MLP Report 8/10/2009 Purpose: This report describes the DX58SO Motherboard Logo Program testing run conducted by Intel Corporation. THIS TEST REPORT

More information

Intel Server Board S3420GPV

Intel Server Board S3420GPV Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S3420GPV Rev 1.0 Server Test Submission (STS) Report For the Microsoft Windows Logo Program (WLP) Dec. 30 th,

More information

Instructions for Completing the Implementation extra Information for Testing (IXIT) for NFC Forum Device. NFC Forum TM Version 1.5.

Instructions for Completing the Implementation extra Information for Testing (IXIT) for NFC Forum Device. NFC Forum TM Version 1.5. for Testing (IXIT) for TM Version 1.5.00 2016-09-19 RESTRICTIONS ON USE This document is copyright 2011-2016 by the, and is made available subject to the following terms: 1. You may, without charge, copy

More information

ST19NP18-TPM-I2C Trusted Platform Module (TPM) with I²C Interface Features

ST19NP18-TPM-I2C Trusted Platform Module (TPM) with I²C Interface Features Trusted Platform Module (TPM) with I²C Interface Data brief Features Single-chip Trusted Platform Module (TPM) Embedded TPM 1.2 firmware I²C communication interface (Slave mode) Architecture based on ST19N

More information

Text Record Type Definition. Technical Specification NFC Forum TM RTD-Text 1.0 NFCForum-TS-RTD_Text_

Text Record Type Definition. Technical Specification NFC Forum TM RTD-Text 1.0 NFCForum-TS-RTD_Text_ Text Record Type Definition Technical Specification NFC Forum TM RTD-Text 1.0 NFCForum-TS-RTD_Text_1.0 2006-07-24 RESTRICTIONS ON USE This specification is copyright 2005-2006 by the NFC Forum, and was

More information

OpenFlow Switch Errata

OpenFlow Switch Errata OpenFlow Switch Errata Version 1.0.2 November 1, 2013 ONF TS-013 Disclaimer THIS SPECIFICATION IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT,

More information

Intel Desktop Board DH61AG. MLP Report. Motherboard Logo Program (MLP) 6/13/2011

Intel Desktop Board DH61AG. MLP Report. Motherboard Logo Program (MLP) 6/13/2011 Motherboard Logo Program (MLP) Intel Desktop Board DH61AG MLP Report 6/13/2011 Purpose: This report describes the DH61AG Motherboard Logo Program testing run conducted by Intel Corporation. THIS TEST REPORT

More information

AN2470 Application note TS4871 low voltage audio power amplifier Evaluation board user guidelines Features Description

AN2470 Application note TS4871 low voltage audio power amplifier Evaluation board user guidelines Features Description Application note TS4871 low voltage audio power amplifier Evaluation board user guidelines Features TS4871 low voltage audio power amplifier with active low standby mode Operating range from V CC =2.2V

More information

Intel Server Board S1200KP

Intel Server Board S1200KP Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S1200KP Rev 1.0 Server Test Submission (STS) Report For the Microsoft Windows Logo Program (WLP) September 1 st,

More information

HyperTransport Consortium

HyperTransport Consortium HyperTransport Consortium HyperTransport ATX/EATX Motherboard/Daughtercard Specification Including Errata Revision F HTX Connector and Form Factor Specification for HyperTransport Daughtercards and ATX/EATX

More information

AT03262: SAM D/R/L/C System Pin Multiplexer (SYSTEM PINMUX) Driver. Introduction. SMART ARM-based Microcontrollers APPLICATION NOTE

AT03262: SAM D/R/L/C System Pin Multiplexer (SYSTEM PINMUX) Driver. Introduction. SMART ARM-based Microcontrollers APPLICATION NOTE SMART ARM-based Microcontrollers AT03262: SAM D/R/L/C System Pin Multiplexer (SYSTEM PINMUX) Driver APPLICATION NOTE Introduction This driver for Atmel SMART ARM -based microcontrollers provides an interface

More information

Intel Server Board S2600CP Intel Server System P4000CP

Intel Server Board S2600CP Intel Server System P4000CP Server WHQL Testing Services Enterprise Platforms and Services Division Intel Server Board S2600CP Intel Server System P4000CP Rev 1.0 Server Test Submission (STS) Report For the Microsoft Windows* Logo

More information

Oracle Binary Code License Agreement for Java Secure Sockets Extension for Connected Device Configuration 1.0.2

Oracle Binary Code License Agreement for Java Secure Sockets Extension for Connected Device Configuration 1.0.2 Oracle Binary Code License Agreement for Java Secure Sockets Extension 1.0.3 for Connected Device Configuration 1.0.2 ORACLE AMERICA, INC. ("ORACLE"), FOR AND ON BEHALF OF ITSELF AND ITS SUBSIDIARIES AND

More information

TR-374 YANG modules for management of G.hn systems in FTTdp architectures

TR-374 YANG modules for management of G.hn systems in FTTdp architectures TECHNICAL REPORT TR-374 YANG modules for management of G.hn systems in FTTdp architectures Issue: 1 Issue Date: June 2018 The Broadband Forum. All rights reserved. Notice The Broadband Forum is a non-profit

More information