DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING MICROPROCESSORS AND MICROCONTROLLERS

Size: px
Start display at page:

Download "DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING MICROPROCESSORS AND MICROCONTROLLERS"

Transcription

1 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC Accredited Institute An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute. NH-5, Anakapalle , Visakhapatnam, A.P. Phone: / / , examcell@diet.edu.in DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING MICROPROCESSORS AND MICROCONTROLLERS III /II EEE : (Question Bank) : R Name of the Faculty: Mr. B.N. Srinivasa Rao UNIT-1 1. a) Discuss about the memory segmentation in 8086 processor. [5] b) What is the function of Flag register? Describe about the each flag bit [5] 2 a) List basic features of microprocessor. [5] b) What is instruction pipelining? [5] 3. a) Explain 8086 architecture with neat diagram and also explain register organization. [5] b). Explain the segmented memory organization structure of 8086 and also discuss the advantages. [5] 4. a) Describe about the physical memory organization in an 8086 system (or) Discuss about the memory segmentation in 8086 processor. [5] b) List basic features of microprocessor and discuss. [5] 5. a) Discuss the features of microprocessor. [5] b) Specify the size of data, address, memory word and memory capacity of 8086 Microprocessor [5] UNIT-II 1. a) Explain the minimum mode operation of 8086 with the help of a PIN diagram [5] b) Write an assemble language program for finding the Largest number in an Array, the length of array is ten 16-bit numbers. [5] 2. a) Explain any three string manipulation instructions of [5] b) Write an assemble language program to find the sum of the squares of first ten numbers. [5] 3. a) Discuss briefly about the addressing modes of 8086 with examples. [5]

2 b) Draw the timing diagram for the memory read cycle operation in the minimum mode of 8086 processor [5] 4. a) Define assembler and explain the different assembler directives used in 8086 microprocessor [5] b) Write a program with a flowchart to multiply two 8-bit numbers. [5] 5. a) Write an ALP to find the multiplication of two 16-bit Hex numbers? [5] b) Describe the function of the following pins in8086 maximum mode of operation i) TEST ii) RQ0 /GT 0 and RQ1//GT1 1 [5] UNIT-III 1. a) Draw block diagram of 8255 and explain its modes of operation. [5] b) Show the control word format of 8255 and explain how each bit is programmed. [5] 2. a) Draw and Explain the cascaded mode operation of 8259 with a neat block diagram. [5] b) Discuss about the operational command words of 8259 and draw its frame format. [5] 3. With a neat diagram, explain the working of 8257 DMA controller. [5] 4. a) Interfacing of a two 4X4 PROM and two 8X4 RAM with 8086 CPU, draw the memory map and interfacing diagram for it, the RAM address follows the ROM address.. [5] b) Name any two types of A to D converters. Explain any one. [5] 5. a) What are the registers available in 8257? What are their functions. [5] b) Discuss about the initialization command words of 8259 and their sequence in detail.[5] UNIT-IV 1. a) Discuss about the addressing modes of 8051 micro controller [5] b) Explain the arithmetic and logic instruction of 8051 microcontroller with example. [5] 2. a) Explain the internal RAM organization of [5] b) What is the use of SFR? Discuss the structure of the following registers and explain. [5] a) PSW b) IE c) SCON d) TMOD e) PCON f) IP. 3. a) Explain the architecture of 8051 with its diagram. [5] b) Explain the data types and assembler directives of [5] 4. a) Explain the organization of memory in 8051 microcontroller b) Explain the structure of Program Status Word register of [5] 5. a) Explain the modes of operation of Timer unit in 8051 Microcontroller. [5]

3 b) Write a program based on 8051 instruction set to pack array of unpacked BCD digits.[5] UNIT-V 1. Write short notes on following a) List out the salient futures of PIC controller. [5] b) List out the salient features of PIC Flash controller. [5] 2. a) List out the interrupts of PIC controller. [5] b) Draw and Explain different timers presented in PIC controller. [5] 3. a) Draw the internal architecture of PIC controller and explain its operation. [5] b) Draw the flag register of PIC controller and explain the function of each flag in detail. [5] 4. Explain the Power on reset and watch dog timers operation in PIC controller in detail. [5] 5. a) Explain different I/O ports presented in PIC controller and draw the necessary diagram for it. [5] b) List different PIC micro controller families. [5] UNIT-VI 1. a) Explain the structure of C program [5] b) Explain the components of C program with examples [5] 2. a) What are the data types in and explain [5] b) Explain the functions in C [5] 3. a) List and explain various operators in C [5] b) List and explain various control statements in C [5] 4. a) Explain about pointers in C [5] b) Write a C program to add two numbers [5] 5. a) Write a C program to access a port to read and write the data [5] b) Write a C program to blink an LED [5]

4 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC ACCREDITED INSTITUTE An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute. NH-5, Anakapalle , Visakhapatnam, A.P. Phone: / / , info@diet.edu.in Course :B.Tech. Branch : EEE Year/Semester : III/II Academic Year : Faculty Name : T.Sujatha Subject :Data Structures Through C++ Admitted Batch : 2016 QUESTION BANK UNIT I 1. a) Explain Class, Data Abstraction and Encapsulation in C++. 5 M b) Explain about Abstract Data Type and Inheritance in C++. 5 M 2. a) Explain the procedure of Declaring Class Objects in C++. 5 M b) Explain how to invoke Member Functions with example. 5 M 3. a) Explain about Polynomial and its Representation. 5 M b) Write a C++ function to Add two Polynomials. 5 M 4. a) Explain about Sparse Matrix and its Representation. 5 M b) Explain briefly about Special Class Operations. 5 M 5. a) Write a C++ function to Multiply the given Two Matrices. 5 M b) Write a C++ function to display the Transpose of a given Matrix. 5 M UNIT II 1. a) Explain about Stack ADT, PUSH and POP Operations. 5 M b) Write C++ functions to implement PUSH and POP Stack Operations. 5 M 2. a) Explain about Queue ADT, INSERT and DELETE Operations. 5 M b) Write C++ functions to implement INSERT and DELETE Queue Operations. 5 M 3. a) Explain about Circular Queues Operations. 5 M b) Explain representation of Infix, Prefix and Postfix notations. 5 M 4. a) Explain about Inheritance in C++ with example. 5 M b) Convert the Infix Expression (a+b)*c/d+(e+f) into Postfix using Stacks. 5 M 5. a) Evaluate the Postfix Expression: / + * 2 3 / + 5 M b) Explain about Template Functions and Template Classes in C++ with examples. 5 M

5 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC ACCREDITED INSTITUTE An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute. NH-5, Anakapalle , Visakhapatnam, A.P. Phone: / / , info@diet.edu.in UNIT III 1. a) What is a Single Linked List? Explain its representation. 3 M b) Write a C++ Program to Create and Display the given Single Linked List. 7 M 2. a) Explain Stack operations using Linked Lists. 3 M b) Write a C++ Program to implement Stack Operations using SLL. 7 M 3. a) Explain Queue operations using Linked Lists. 3 M b) Write a C++ Program to implement Queue Operations using SLL. 7 M 4. a) What is a Double Linked List? Explain its representation. 3 M b) Write a C++ Program to Create and Display the given Double Linked List. 7 M 5. a) Explain different cases of Insert operations on a single linked list. 3 M b) Write C++ functions to Insert a New Node at First Place, Last Place and at any given position in a Single Linked List. 7 M UNIT IV 1. a) Construct the binary tree from the following: Pre-order: 1, 2, 4, 8, 9, 10, 11, 5, 3, 6, 7 In-order: 8, 4, 10, 9, 11, 2, 5, 1, 6, 3, 7 b) What is a binary tree? Construct a binary tree from the following: Pre-Order Traversal: G B Q A C K F P D E R H In-Order Traversal: Q B K C F A G P E D H R 5 M 5 M 2. a) Find In order, Pre order and Post order traversals of the given binary tree: 5 M F B G A D I C E H b) Discuss about different binary tree traversals with examples. 5 M 3. a) Write short notes on Threaded Binary trees. 5 M b) Explain various methods in which a Binary Tree can be represented. Discuss their advantages and disadvantages. 5 M

6 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC ACCREDITED INSTITUTE An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute. NH-5, Anakapalle , Visakhapatnam, A.P. Phone: / / , info@diet.edu.in 4. a) With the help of diagrams construct a Binary Search Tree (BST) with the following keys: 23,12,45,36,5,15,39,2,19. Also delete 42 from BST. 5 M b) Write a C++ Program to Create and Display a Binary Search Tree. 5 M 5. a) Write a C++ Program to Create and Display a Binary Tree. 5 M b) Draw a Max Heap Tree with the following values: 20,12,14,3,52,15,139,27,190 5 M UNIT V 1. a) What are different ways of representing a graph? Explain with example. 5 M b) Explain Prim s algorithm with the following Graph: 5 M 2. a) Write a C++ Program to Traverse the given Graph using Depth First Search. 5 M b) Explain DFS. Print DFS Order and DFS Tree for the following Graph: 5 M 3. a) Write a C++ Program to Traverse the given Graph using Breadth First Search. 5 M b) Explain BFS. Print BFS Order and BFS Tree for the following Graph: 5 M 4. a) Explain Kruskal s Algorithm to find the Minimum Cost Spanning Tree. 5 M b) Find Minimum Cost of the following Graph using Kruskal s Algorithm: 5 M

7 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC ACCREDITED INSTITUTE An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute. NH-5, Anakapalle , Visakhapatnam, A.P. Phone: / / , info@diet.edu.in 5. a) Explain Sollin s Algorithm to find the Minimum Cost Spanning Tree. 5 M b) Find Minimum Cost of the following Graph using Sollin s Algorithm: 5 M UNIT VI 1. a) Explain and Write an algorithm for Merge Sort. 5 M b) Sort the elements using Merge Sort: 12,25,5,9,1,84,63,7,15,4,3 5 M 2. a) Explain and Write an algorithm for Quick Sort. 5 M b) Sort the elements using Quick Sort: 66,5,45,36,65,15,39,66,56,55 5 M 3. a) Explain and Write an algorithm for Insertion Sort. 5 M b) Sort the elements using Insertion Sort: 65,6,54,63,56,61,14,39,28,16,30 5 M 4. a) Explain Heap Sort Technique. 5 M b) Write a C++ Program to Sort the given vales using Heap Sort/Tree. 5 M 5. a) Write a C++ Program to Sort the given values using Quick Sort. 5 M b) Write a C++ Program to Sort the given values using Insertion Sort. 5 M Signature of Faculty

8 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC Accredited Institute An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute. NH-5, Anakapalle , Visakhapatnam, A.P. Phone: / / , examcell@diet.edu.in QUESTION BANK BRANCH:EEE SUB: Power System Analysis Name of the Faculty: M.Rajarao YEAR/SEM/COURSE: III/II B.TECH UNIT 1 1. a) Obtain the per unit representation for the three-phase power system shown in figure 1 Figure Generator 1 : 50 MVA; 10.5 KV; X = 1.8 ohm Generator 2 : 25 MVA; 6.6 KV; X = 1.2 ohm Generator 3 : 35 MVA; 6.6 KV; X = 0.6 ohm Transformer T1 : 30 MVA; 11/66 KV; X = 15 ohm/phase Transformer T2 : 25 MVA; 66/6.2 KV, as h.v. side X = 12 ohms Transmission line: XL = 20 ohm/phase 2. a) Draw p.u impedance diagram of the network shown in figure. b) Why do you use a single line diagram for power system representation? What are the assumptions that are being made while drawing a single line diagram? 3. a) What is per unit system? How is the base quantities selected? b) Draw the per unit impedance diagram for the power system shown in figure below.

9 a) Form Ybus for the network by direct inspection method: b)

10 6. 7. a) Write down the steps necessary to convert system parameters into per unit values. b)obtain Ybus by direct inspection method for the following network; assume the values are in p.u. admittances. 1. UNIT 2

11 2. 3. A) Derive the basic equations for the load flow study using Gauss-Seidel method. With respect to this method, explain the following: i) Acceleration factor. ii) Handling of PV buses. B) What is Jacobian matrix? How the elements of Jacobian matrix are computed? 4. In fig shows the one-line diagram of a simple three-bus power system with generation at bus 1isV 1.0 0o 1 = Ð per unit. The scheduled loads on buses 2 and 3 are marked on the diagram. Line impedances are marked in per unit on a 100 MVA base. For the purpose of hand calculations, line resistances and line charging susceptance re neglected. Using gauss-seidel method and initial estimates of V 2 =1.0 + j0andv 3 =1.0 + j0, determine V2 and V3. Perform two iterations. 5. a) List the quantities specified and quantities to be determined from the load flow study for the various types of buses b) Write an algorithm for GS method when consider all types of buses c) Develop the static load flow equations for load flow studies 1. UNIT 3

12 Give the expressions for building Zbus for a power systems 1) Addition of a branch 2) Addition of a link 5. a) Compute the bus impedance matrix for the system shown in figure below by adding element by element. Take bus (2) as reference bus.

13 b) Give the applications of the ZBus building algorithm UNIT 4 1. The short circuit MVA at the bus bars for a power plant A is 1200 MVA and for another plant B is 1000 MVA at 33 KV. If these two are to be interconnected by a tie-line with reactance 1.2 ohm. Determine the possible short circuit MVA at both the plants. b) What are the harmful effects of short circuit faults on the power system? 2. a) There are two generating stations each which an estimated short circuit KVA of 500,000 KVA and 600,000 KVA. Power is generated at 11 KV. If these two stations are interconnected through a reactor with a reactance of 0.4 ohm, what will be the short circuit KVA at each station? b) What do you understand by short-circuit KVA? Explain. 3. The following figure shows a generating station feeding a 132 kv system. Determine the total fault current fault level and fault current supplied by each alternator for a 3- phase fault at the receiving end bus. The line is 250 km long. 4. Figure shows a system having 4 alternators each rated at 11 kv, 50 MVA and each having a subtransient reactance of 15%. Find a) fault level for a fault on one of the feeders( near the bus) with zero value of reactance X (b) the reactance of the current limiting reactor X to limit the fault level to 800 MVA for a fault on one of the feeder( near the bus).

14 5. The system shown in Fig below shows an existing plant consisting of a generator of 100 MVA, 30 KV, with 20 percent sub transient reactance and a generator of 50 MVA, 30 KV with 15 percent reactance, connected in parallel to a 30-KV bus bar. The 30-KV bus bar feeds a transmission line via the circuit breaker C which is related at 1250 MVA. A grid supply is connected to the substation bus bar through a 500 MVA, 400/30KV transformer with 20 percent reactance. Determine the reactance of a current limiting reactor in ohm to be connected between the grid system and the existing bus bar such that the short circuit MVA of the breaker C does not exceed. UNIT 5 1. a) What are the various types of faults? Discuss their frequency of occurrence and severity? Find the fault current when an L-L-G fault occurs at the terminals of an unloaded generator. b) Derive an expression for the positive sequence current Ia1 of an unloaded generator when it is subjected to a double line to ground fault. 2. a) What are symmetrical components? Explain the symmetrical component transformation. b) What is meant by sequence impedance? Explain the sequence network of an unloaded generator. 3. a) Prove that a line to ground fault at the terminals for an alternator with solidly grounded neutral is more severe than a three phase fault. b) Explain the zero sequence networks of transformers with diagrams. 4. Two 11kV, 20 MVA, 3f, star connected generators operates in parallel. The positive, negative and zero sequence reactance of each being respectively, j 0.18, j 0.15, j0.1p.u. The star point of one the generator is isolated and that of the other is earthed through a 2_ resistor. A

15 single line to ground fault occurs at the terminals of one of the generator. Determine i) fault current ii) current in ground resistor and iii) voltage across grounding resistor. 5. a) Distinguish between symmetrical and unsymmetrical faults. b) A 20 MVA, 11kV generator solidly grounded neutral has a subtransient reactance of 0.25 P.u. The negative and zero sequence reactances are j0.14, j 0.07 respectively. A SLG fault occurs at the terminals of an unloaded generator. Determine the fault current and line to line voltages. UNIT 6 1. a) Derive the swing equation for a single machine connected to infinite bus system. State the assumptions if any and state the usefulness of this equation. Neglect the damping. b) Discuss the various factors affecting the transient stability of the system. 2. a) Explain the equal area criterion for the stability of an alternator supplying infinite bus via an inductor interconnector. b) Discuss the various methods for improving steady state stability. 3. a) Explain critical clearing time and critical clearing angle, deriving the expressions. b) Describe the methods of improving transient stability. 4. Draw a diagram to illustrate the application of equal area criterion to study Transient stability when there is a sudden increase in the input of generator. 5. (a) Derive an expression for the critical clearing angle for a power system consisting of a single machine supplying to an infinite bus, for a sudden load increment. (b) A 4 Pole, 50Hz, 11kV generator is rated 75 MW and 0.86 P.f lag the machine rotor has a moment of inertia of 9000kg.m2. Ffind the inertia constant in MJ/MVA and M constant or momentum in M-J sec/elec degree

16 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC Accredited Institute An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute. NH-5, Anakapalle , Visakhapatnam, A.P. Phone: / / , examcell@diet.edu.in DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING QUESTION BANK( ) POWER ELECTRONIC CONTROLLERS & DRIVES Name of the faculty : M Rajendra Prasad REGULATION: R16 COURSE : B.TECH BRANCH: EEE YEAR / SEMESTER : III/ II UNIT I 1 a) Explain the different components of basic electrical drive system. [5M] b) Describe different braking methods employed for electrical motors. [5M] 2 a) What are the main factors which decide the choice of electrical drive for a given application? [5M] b) Explain in detail about components of load torques. [5M] 3 a) Explain the four quadrant operation of a motor drive in general. [5M] b) Describe different braking methods employed for D.C. motors. [5M] 4 a) What are advantages of electrical drive? [5M] b) Explain about fundamental torque equation. [5M] 5 a) What do you mean by regenerative braking of motor? Explain. [5M] b) Explain about nature and classification of different load torques. [5M] 6 a) Explain the different components of basic electrical drive system. [5M] b) Explain the four quadrant operation of a motor drive in general. [5M] UNIT 2 1 a) Describe the flux control method of series motor. [5M] b) Explain the first quadrant chopper controlled separately excited dc motor. [5M]

17 2 a) Explain the operation of a separately excited dc motor supplied from 3-phase fully controlled rectifier with necessary diagrams. Assume Continuous conduction.[5m] b) A 220V, 1440rpm, 120A separately excited DC motor with armature resistance of 0.7 ohms is fed from 3- phase fully controlled converter with an ac source line voltage 440V, 50 Hz supply. A star connected transformer is used to feed the armature so that motor terminal voltage equals rated voltage when converter firing angle is zero. Calculate the value of firing angle when motor is running at 1200 rpm at rated torque.[5m] 3 a) Briefly explain different speed control techniques for D.C. motor. [5M] b) Discuss the drawbacks of rectifier control of dc series motor. [5M] 4 a) Explain the operation of 3-phase six pulse converter feeding DC series motor with neat diagram and relevant waveforms. [5M] b) A 200V, 875rpm, 150A separately excited dc motor has an armature resistance of 0.06ohm. It is fed from a three phase fully controlled rectifier with an ac source of220v, 50Hz. Assuming continuous conduction, calculate (i) Firing angle for rated motor torque and 750rpm. (ii) Motor speed for a =1600 and rated torque. [5M] 5 a) Explain the operation of dual converter controlling the separately excited dc motor. [5M] b) A 220 V, 1500 rpm, 11.6 A separately excited motor is controlled by a 3-phase fully controlled rectifier with an ac source voltage of 230 V, 50 Hz. Enough filter inductance is added to ensure continuous conduction for any torque greater than 25 percent of rated torque, Ra = 2 ohms. (i) What should be the value of the firing angle to get the rated torque at 1000 rpm? (ii) Ca1culate the firing angle for the rated braking torque and 1500 rpm. (iii) Ca1culate the motor speed at the rated torque and alpha = 160 degrees for the regenerative braking in the second quadrant. 6 a) Explain the operation of a separately excited dc motor supplied from 3-phase semi controlled rectifier.[5m] b) A 12.2 kw, 230 V, 850 rpm, 56 A dc separately exited motor is controlled by a 3-phase fully-controlled rectifier fed from 460 V, 60 Hz ac supply through transformer. It has an armature resistance of ohms and sufficient inductance to assure continuous conduction for all operating points with torques greater than 20 percent of the rated. The transformer and the source impedance can be neglected. (i) A rated dc voltage across the motor at full load is desired. Choose a suitable transformer from the following three available: (a) 460/460 V (b) 460/230 V (c) 460/ 180 V Having chosen the transformer find the following: (i) The rectifier firing angle for the rated torque and speed. [5M] (ii) The rectifier firing angle for the rated braking torque and the speed of 600 rpm in the reverse direction. [5M]

18 UNIT- 3 1a) Explain the first quadrant chopper controlled separately excited dc motor. [5M] b) Describe the first quadrant chopper control of dc series motor. [5M] 2 a) Explain the operation of a four quadrant chopper fed to the D.C series motor and also draw the current and voltage wave forms for continuous current operation.[5m] b) A 220v, 24A, 1000rpm separately excited dc motor having an armature resistance of 2 ohms is controlled by a chopper. The chopping frequency is 500Hz and the input voltage is 230V. Calculate the duty ratio for a motor torque of 1.2 times rated torque at 500rpm. [5M] 3 a) Explain with circuit and waveforms of four quadrant chopper fed separately excited DC motor.[5m] b) A 230V, 960rpm and 200A separately excited dc motor has an armature resistance of 0.02ohms. The motor is fed from a chopper, which is capable of providing both motoring and braking operations. The source has a voltage of 230V. Assuming continuous conduction: When motor is operated in Dynamic braking, with Braking resistance of 2 ohm (i) calculate Duty ratio of chopper for a motor speed of 600 rpm and braking torque of twice the rated value. (ii) What will be the motor speed for a duty ratio of 0.6 and motor torque equal to twice its rated value? [5M] 4a) List the advantages offered by dc chopper drives over line-commutated converter controlled dc drives. [5M] b) Draw the block diagram of closed loop operation of chopper controlled dc motor. [5M] 5 a) Explain with circuit and waveforms of two quadrant chopper fed separately excited DC motor.[5m] b) A 230V, 960 rpm and 200A separately excited dc motor has Ra=0.02ohm. The motor is fed from a chopper which provides both motoring and braking operations. Assume continuous conduction. Calculate duty ratio of chopper for motoring and braking operations at rated torque and 350 rpm[5m] 6 a) With circuit and waveforms explain the operation of four quadrant chopper fed separately excited DC motor.[5m] b) A 230 V, 500 rpm, 90 A separately excited dc motor having an armature resistance and inductance ohms and 11 mh respectively, is controlled by a c1ass C twoquadran chopper operating with a source voltage of 230 V and a frequency of 400 Hz. (i) Calculate the motor speed for a motoring operation at delta = 0.5 and half of rated torque. (ii) What will be the motor speed when regenerating at delta = 0.5 and rated torque? [5M] UNIT- 4

19 1a) Draw the block diagram of closed loop operation of induction motor drives. [5M] b) Why V/f ratio must be constant for a frequency controlled induction motor drive?explain. [5M] 2 a) Discuss speed control of induction motor from stator side with speed-torque curves. [5M] b) The parameters of a three phase 400 Volts, 50 Hz, 6 pole, 960 rpm, and star connected induction motor has the following parameters per phase referred to the stator. R1= 0.4 Ohm. R2 = 0.20 Ohm,X1 = X2 =1.5 Ohm, Xm = 30 Ohms. If the motor is controlled by variable frequency control at a constant flux of rated value, determine the motor speed and the stator current at half the rated torque and 25Hz. [5M] 3 a) Explain why stator voltage control is suitable for speed control of Induction motors in fan and pump drives. Draw and explain speed control of 3 phase Induction motor using AC Voltage Controller b) The rotor resistance and stand still reactance referred to stator of a 3 phase, 4 pole, 50 Hz Squirrel cage Induction motor is 0.2 ohm and 0.8 ohm per phase respectively. The full load slip of the motor is 4 percent. Neglect stator resistance and leakage reactance. Determine how much stator voltage should be reduced in order to get a speed of 1200 rpm if the load torque remains constant. [5M] 4 a) Draw the speed-torque characteristics of induction motor with variable frequency control. [5M] b) Explain the significance of (V/f) speed control method of an induction motor. [5M] 5 a) Show that variable frequency control of induction motor is more efficient than stator voltage control. b) A 440V, 3 phase, 50 Hz, 6 pole, 945 rpm, delta connected Induction Motor has the following parameters referred to the stator. Rs = 2ohms, Rr = 2ohms, Xs = 3ohms, Xr = 4ohms. When driving a fan load at rated voltage it runs at rated speed. The motor speed is controlled by stator voltage control.determine motor terminal voltage, current and torque at 800 RPM. [5M] 6 a) Explain speed control of induction motor by AC Voltage Controllers. [5M] b) A 3 phase, 4 pole, 50 Hz squirrel cage Induction motor has the following circuit parameters: r1 = 0.05ohm, r2 = 0.09ohm, X1 + X2 = 0.55ohm The motor is star connected and rated voltage is 400V. It drives a load whose torque is proportional to the speed and is given as Tl = 0.05w N-m. Determine the speed and torque of the motor for a firing angle of 45 degree of the AC Voltage Controller on a 400V, 50 Hz supply[5m] UNIT 5 1a) Define Slip power and its significance. [5M] b) Draw and explain the equivalent circuit of a wound rotor induction motor when voltage is injected in the rotor circuit. [5M] 2 a) Draw the circuit diagram and explain the operation of rotor- resistance control of Induction motor. Mention the advantages and disadvantages of the above method of control.[5m]

20 b) Explain Static Kramer drive for a three phase induction motor.[5m] 3a) Why rotor resistance control is preferred in low power crane drives? [5M] b) Draw the circuit diagram for static Scherbius drive [5M] 4 a) Explain static Scherbius drive control for speed control of induction motor. Draw speed -torque characteristics. [5M] b) Explain with circuit & waveforms for speed control of induction motor by Static rotor resistance. 5 a) Draw the circuit diagram and explain the working of a slip power recovery system using Static Kramer drive for a three phase induction motor.[5m] b) Explain with circuit and waveforms for speed control of induction motor by Static rotor resistance method.[5m] 6 a) Draw and explain the equivalent circuit of a wound rotor induction motor when voltage is injected in the rotor circuit. [5M] b) Draw the circuit diagram and explain the working of a slip power recovery system using Static Kramer drive for a three phase induction motor.[5m] UNIT 6 1a) When operating in true synchronous mode, why the frequency must be changed in small steps? [5M] b) Compare self-controlled and load-commutated inverter controlled synchronous motor drives. [5M] 2 a) Describe self-controlled and load-commutated inverter controlled synchronous motor drives in detail.[5m] b) Draw the block diagram of a closed loop synchronous motor drive fed from VSI. [5M] 3 a) Explain the operation of Load commutated CSI fed Synchronous motor drive. [5M] b) In variable frequency control of a synchronous motor why (V/f) ratio is maintained constant up to base speed and V constant above the base speed. Explain briefly with necessary waveforms. [5M] 4 a) What is the basic difference between true synchronous mode and self control mode for variable frequency control of Synchronous motor? [5M] b) Compare self-controlled and load-commutated inverter controlled synchronous motor drives. 5 a) Describe the operation of self-controlled Synchronous Motor drives in detail. [5M] b) Describe the open-loop and closed loop methods of speed control of a synchronous motor using VSI. [5M] 6 a) How is the output voltage of a VSI improved by PWM techniques? Explain how you will use this Converter for speed control of a synchronous motor. [5M]

21 b) Discuss in detail with suitable circuit diagram the principle of operation of self controlled Synchronous motor drive employing load commutated thyristor inverter. [5M]

22 DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi& Affiliated to JNTUK, Kakinada) NAAC Accredited Institute An ISO 9001:2008, 14001:2004 & OHSAS 18001:2007 Certified Institute NH 5, Anakapalle, Visakhapatnam , Andhra Pradesh Phone: /221122/ , E Mail: info@diet.edu.in, Web: DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING QUESTION BANK ( AY) Subject: Unix and Shell Programming Faculty: Mrs. G Sujatha Branch/Sem: III EEE / II Regulation : R16 UNIT I 1. a) What are the features of Unix operating system? (5 M) b) Explain the following basic UNIX commands? (a) ls (b) cat (c) cal (5 M) 2. a) Explain the UNIX architecture (5 M) b) Explain the following unix commands (5 M) i) cp ii) rm iii) mv 3. Explain the networking commands in unix (10 M) 4. (a) Explain about how to create a directory in UNIX? (5 M) (b) Explain about how to remove a directory in UNIX? (5 M) 5. a) Explain the Command Substitution with examples? (5 M) b) Multiple Commands in Unix? (5 M) Unit II 1. a) Explain about the file system in UNIX (5 M) b) Discuss about the Basics of Files in UNIX (5 M) 2. a) Explain the file permissions in UNIX (5 M) b) Discuss about the Directory Hierarchy? (5 M) 3. a) Explain the file attributes and permissions in UNIX (5 M) b) The file command in UNIX, explain? (5 M) 4. Briefly explain about how to change the file permissions using chmod command (10 M) 5. a) Explain about how to change the ownership of a file (5 M) b) Explain about how to change the group of a file (5 M)

23 Unit III 1.a) Explain the shell command line structure (5 M) b) Discuss about Meta Characters in Unix (5 M) 2.a) How to create new shell commands (5 M) b) Explain command arguments and parameters (5 M) 3.a) How to set program output as arguments (5 M) b) Briefly explain about shell variables (5 M) 4.Explain the I/O Redirection with examples? (10 M) 5. a) Explain about for loop with example? (5 M) b) Describe about while loop with example? (5 M) Unit IV 1. a) Explain about the following filters (i) cut (ii) paste (iii) uniq. (5 M) b) Explain about the following filters (i) head (ii) tail (iii) sort (5 M) 2. Briefly explain about grep family with suitable examples (10 M) 3. a) Explain the features of stream editor sed (5 M) b) Explain the structure of sed (5 M) 4. a) Explain the concept of awk? Write about fields and records (5 M) b) Draw the standard awk script design? How can we use commands in awk script file? (5 M) 5. a) What are the good files in UNIX, explain? (5 M) b) What are the good filters UNIX, explain? (5 M)

24 Unit V 1) a) Briefly explain about shell variables (5 M) b) Explain the export command (5 M) 2) a) Explain about the read command in shell programming (5 M) b) Positional Parameters in UNIX (5 M) 3) a) Explain the exit status of command (5 M) b) Explain about the set command (5 M) 4) a) Discuss about branching control structures (5 M) b) Discuss about loop control structures (5 M) 5) a) Explain about the following: (5 M) (i) expr command (ii) the here document b) Explain about the following: (5 M) (i) script (ii) eval (iii) exec Unit VI 1.a) What is a process, explain? (5 M) b) Briefly discuss about the parent and child processes (5 M) 2. a) Explain various types of processes (5 M) b) Briefly explain about foreground and background processes (5 M) 3 a)explain about internal and external commands (5 M) b) Explain how to create a process (5 M) 4) Explain the following commands with suitable examples : (10 M) (i) trap (ii) stty 5) a) Explain about the kill command (5 M) b) Discuss about job control (5 M)

DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada)

DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi & Affiliated to JNTUK, Kakinada) NAAC Accredited Institute An ISO 9001:2008, ISO 14001:2004 & OHSAS 18001:2007 Certified Institute.

More information

Level 2, 3 and 4 Interconnection Application for Certified, Inverter Based Generating Facilities Not Greater than 2MW

Level 2, 3 and 4 Interconnection Application for Certified, Inverter Based Generating Facilities Not Greater than 2MW Level 2, 3 and 4 Interconnection Application for Certified, Inverter Based Generating Facilities Not Greater than 2MW The Customer Generator applicant ("Applicant") hereby makes application to the T &

More information

ANNA UNIVERSITY QB ( )

ANNA UNIVERSITY QB ( ) ANNA UNIVERSITY QB (2003--2008) UNIT I POWER SEMICONDUCTOR DEVICES PART A 1. Draw the V-I characteristics of SCR and mark the holding current and latching current in the characteristics. Nov/Dec04 2. What

More information

For the State of Washington SMALL GENERATOR INTERCONNECTION REQUEST (Tier 1 [Non-Net Meter], Tier 2, Tier 3) (Application Form)

For the State of Washington SMALL GENERATOR INTERCONNECTION REQUEST (Tier 1 [Non-Net Meter], Tier 2, Tier 3) (Application Form) Electrical Company: PacifiCorp For the State of Washington SMALL GENERATOR INTERCONNECTION REQUEST (Tier 1 [Non-Net Meter], Tier 2, Tier 3) (Application Form) Designated Contact Person: Robin Moore Address

More information

SMALL GENERATOR INTERCONNECTION REQUEST. (Application Form)

SMALL GENERATOR INTERCONNECTION REQUEST. (Application Form) Attachment 2 Transmission Provider: SMALL GENERATOR INTERCONNECTION REQUEST Designated Contact Person: Address: Telephone Number: (Application Form) An Interconnection Request is considered complete when

More information

Unit wise Question Bank UNIT-II

Unit wise Question Bank UNIT-II Academic year: 2017-18 Program: B Tech Course Title: Microprocessor & Microcontrollers Unit wise Question Bank Year/Semester: III/I Section: A, B & C Branch: ECE UNIT-I 1. Draw the functional pin diagram

More information

SMALL GENERATOR INTERCONNECTION REQUEST (Application Form)

SMALL GENERATOR INTERCONNECTION REQUEST (Application Form) SMALL GENERATOR INTERCONNECTION REQUEST (Application Form) Transmission Provider: _Cleco Power LLC Designated Contact Person: Cindy Guillot Address: P.O Box 70, (2180 St. Landry Hwy) St. Landry, LA 71367

More information

Midwest Energy, Inc. Distributed Generation Interconnection Expedited & Standard Process Application

Midwest Energy, Inc. Distributed Generation Interconnection Expedited & Standard Process Application Midwest Energy, Inc. Distributed Generation Interconnection Expedited & Standard Process Application Instructions To submit an application to interconnect a generating facility using the Expedited or Standard

More information

Microprocessors and Interfacng. Question bank

Microprocessors and Interfacng. Question bank Microprocessors & Interfacing 8086 ARCHITECTURE: UNIT-I Functional Diagram, Register Organization, Addressing modes, Instructions, Functional schematic, Minimum and Maximum mode operations of 8086, 8086

More information

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013)

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013) BHARATHIDASAN ENGINEERING COLLEGE III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013) FREQUENTLY ASKED QUESTIONS IN UNIVERSITY EXAMINATION PART A UNIT 1-8085 PROCESSOR 1. Draw the

More information

Instructions. Interconnection Customer declares its intention to interconnect with the AEP Distribution System.

Instructions. Interconnection Customer declares its intention to interconnect with the AEP Distribution System. APPLICATION FOR INTERCONNECTION WITH THE Indiana Michigan Power Company INDIANA DISTRIBUTION SYSTEM (Project capacity greater than 10kW) Instructions Interconnection Customer declares its intention to

More information

IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 10, 2015 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 10, 2015 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 10, 2015 ISSN (online): 2321-0613 Comparison of Shunt Facts Devices for the Improvement of Transient Stability of Two Machine

More information

POWER SYSTEM ANALYSIS AND PROTECTION (EE-302-E)

POWER SYSTEM ANALYSIS AND PROTECTION (EE-302-E) POWER SYSTEM ANALYSIS AND PROTECTION (EE-302-E) Introduction:- Per unit quantities characteristics & representation of components of a power system, synchronous machines, transformers, lines cables and

More information

R13. II B. Tech I Semester Supplementary Examinations, May/June DATA STRUCTURES (Com. to ECE, CSE, EIE, IT, ECC)

R13. II B. Tech I Semester Supplementary Examinations, May/June DATA STRUCTURES (Com. to ECE, CSE, EIE, IT, ECC) SET - 1 II B. Tech I Semester Supplementary Examinations, May/June - 2016 PART A 1. a) Write a procedure for the Tower of Hanoi problem? b) What you mean by enqueue and dequeue operations in a queue? c)

More information

R10 SET - 1. Code No: R II B. Tech I Semester, Supplementary Examinations, May

R10 SET - 1. Code No: R II B. Tech I Semester, Supplementary Examinations, May www.jwjobs.net R10 SET - 1 II B. Tech I Semester, Supplementary Examinations, May - 2012 (Com. to CSE, IT, ECC ) Time: 3 hours Max Marks: 75 *******-****** 1. a) Which of the given options provides the

More information

CS304,EC304,DCSE16, DETE16

CS304,EC304,DCSE16, DETE16 CS304,EC304,DCSE16, DETE16 III SEMESTER DIPLOMA EXAMINATION, JANUARY-2013 MICROPROCESSOR Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. 1 is compulsory) Q.1 What do you

More information

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 CSE/IT 223 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 Second Semester CSE/IT COMPUTER ORGANIZATION Time: Three Hours Answer Question No.1

More information

Chapter 3 MODELING OF SHUNT FACTS DEVICES. The Shunt FACTS Devices are used for voltage control and

Chapter 3 MODELING OF SHUNT FACTS DEVICES. The Shunt FACTS Devices are used for voltage control and 44 Chapter 3 MODELING OF SHUNT FACTS DEVICES 3.0 Introduction The Shunt FACTS Devices are used for voltage control and power flow control, but these are good at for voltage control. These are not in a

More information

Department of Electronics and Instrumentation Engineering Question Bank

Department of Electronics and Instrumentation Engineering Question Bank www.examquestionpaper.in Department of Electronics and Instrumentation Engineering Question Bank SUBJECT CODE / NAME: ET7102 / MICROCONTROLLER BASED SYSTEM DESIGN BRANCH : M.E. (C&I) YEAR / SEM : I / I

More information

CONSCIENCE TECHNOLOGIES A Right Platform For All Engineers... CODE B.TECH EEE MAT LAB PROJECT TITLE

CONSCIENCE TECHNOLOGIES A Right Platform For All Engineers... CODE B.TECH EEE MAT LAB PROJECT TITLE CODE B.TECH EEE MAT LAB PROJECT TITLE 2015-16 CT EEE 001 CT EEE 002 CT EEE 003 CT EEE 004 CT EEE 005 ACTIVE BUCK BOOST INVERTER FUZZY LOGIC CONTROLLER BASED SEPIC CONVERTER FOR MAXIMUM POWER POINT TRACKING

More information

EF

EF EF Application Note DC bus paralleling Issue:1 1 DC bus paralleling...4 1.1 hy connect DC buses together?...4 1.2 Advantages and disadvantages of different methods...5 1.3 Main considerations...6 1.4 Implementation

More information

EC 6504 MICROPROCESSOR AND MICROCONTROLLER

EC 6504 MICROPROCESSOR AND MICROCONTROLLER DEPARTMENTOFELECTRONICS&COMMUNICATIONENGINEERING EC 6504 MICROPROCESSOR AND MICROCONTROLLER UNIT I THE 8086 MICROPROCESSOR PARTA 1. What is microprocessor? What is the difference between a MP and CPU?

More information

Interconnection Application

Interconnection Application Interconnection Application Member interested in applying for the interconnection of a distributed energy resource to the Utility s distribution system through the Fast Track or Study Processes are to

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : MICROPROCESSORS AND INTERFACING Code : AEC021 Class : B.

More information

PART - B (Answer all five units, 5 X 10 = 50 Marks)

PART - B (Answer all five units, 5 X 10 = 50 Marks) Code: 13A04507 R13 B.Tech III Year I Semester (R13) Supplementary Examinations June 2017 MICROPROCESSS & INTERFACING (Common to CSE & IT) PART - A (a) Mention the function of the instruction ADD M of 8085

More information

Modeling and Simulation of Static VAR Compensator Controller for Improvement of Voltage Level in Transmission Lines

Modeling and Simulation of Static VAR Compensator Controller for Improvement of Voltage Level in Transmission Lines Modeling and Simulation of Static VAR Compensator Controller for Improvement of Voltage Level in Transmission Lines 1 B.T.RAMAKRISHNA RAO, 2 N.GAYATRI, 3 P.BALAJI, 4 K.SINDHU 1 Associate Professor, Department

More information

VALLIAMMAI ENGINEERING COLLEGE S.R.M. NAGAR, KATTANKULATHUR-603203. DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING VII-EEE EE6502- MICROPROCESSORS AND MICROCONTROLLERS QUESTION BANK UNIT I 1. What

More information

DATA STRUCTURES THROUGH C++

DATA STRUCTURES THROUGH C++ II Year I Semester DATA STRUCTURES THROUGH C++ L T P C 4 0 0 3 OBJECTIVES: To be familiar with basic techniques of object oriented principles and exception handling using C++ To be familiar with the concepts

More information

End-Term Examination Second Semester [MCA] MAY-JUNE 2006

End-Term Examination Second Semester [MCA] MAY-JUNE 2006 (Please write your Roll No. immediately) Roll No. Paper Code: MCA-102 End-Term Examination Second Semester [MCA] MAY-JUNE 2006 Subject: Data Structure Time: 3 Hours Maximum Marks: 60 Note: Question 1.

More information

Short-Circuit Calculation Methods

Short-Circuit Calculation Methods Short-Circuit Calculation Methods Oct 1, 2004 12:00 PM, By Massimo Mitolo, Ph.D., Chu & Gassman Consulting Engineers Ref.: http:// ecmweb.com/mag/electric_shortcircuit_calculation_methods/ The task may

More information

Superseding SHEET NO. 34C-51 REVISED SHEET NO. 34C-51 Effective May 27, 2010 Effective December 3, 2011

Superseding SHEET NO. 34C-51 REVISED SHEET NO. 34C-51 Effective May 27, 2010 Effective December 3, 2011 Superseding SHEET NO. 34C-51 REVISED SHEET NO. 34C-51 INTERCONNECTION APPLICATION FOR ALL BUT UL1741 CERTIFIED INVERTER BASED SYSTEMS LESS THAN 10 KW In addition to the information provided below, a complete

More information

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF COMPUTER SCIENCE ENGINEERING

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF COMPUTER SCIENCE ENGINEERING VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF COMPUTER SCIENCE ENGINEERING EC6504 MICROPROCESSOR AND MICROCONTROLLER YEAR / SEMESTER: II / IV ACADEMIC YEAR: 2015-2016 (EVEN

More information

SPECIFIC INTERCONNECTION PROTECTION REQUIREMENTS... 5

SPECIFIC INTERCONNECTION PROTECTION REQUIREMENTS... 5 Central Hudson Gas & Electric Corporation (CHG&E) Interconnection Protection Requirements for Distributed Generators of Greater than 300 kva Connected in Parallel with the CHG&E Electrical Delivery System

More information

Mitsubishi D700-SC Frequency Inverter. Easy Start Guide. The Mitsubishi D700-SC Frequency Inverter range is available to order from inverterdrive.

Mitsubishi D700-SC Frequency Inverter. Easy Start Guide. The Mitsubishi D700-SC Frequency Inverter range is available to order from inverterdrive. Mitsubishi D700-SC Frequency Inverter Easy Start Guide The Mitsubishi D700-SC Frequency Inverter range is available to order from inverterdrive.com This guide is intended to complement the user manual

More information

FACTS and HVDC for Grid Connection of Large Wind Farms

FACTS and HVDC for Grid Connection of Large Wind Farms David Larsson Power-Gen Europe 2005 Milan, Italy FACTS and HVDC for Grid Connection of Large Wind Farms www.abb.com/facts FACTS Agenda Wind Generators Response to Grid Faults PICTURE JPG-FORMAT WEB OPTIMIZED

More information

LAB1 INTRODUCTION TO PSS/E EE461: POWER SYSTEMS COLORADO STATE UNIVERSITY

LAB1 INTRODUCTION TO PSS/E EE461: POWER SYSTEMS COLORADO STATE UNIVERSITY LAB1 INTRODUCTION TO PSS/E EE461: POWER SYSTEMS COLORADO STATE UNIVERSITY PURPOSE: The purpose of this lab is to introduce PSS/E. This lab will introduce the following aspects of PSS/E: Introduction to

More information

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK III SEMESTER CS8391-Data Structures Regulation 2017 Academic Year 2018 19(odd Semester)

More information

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK V SEMESTER EE6502- MICROPROCESSORS AND MICROCONTROLLERS Regulation 2013

More information

2. (a) Draw and explain the pin out diagram of (b) Explain the various operations performed by Bus Interfacing unit in 8086.

2. (a) Draw and explain the pin out diagram of (b) Explain the various operations performed by Bus Interfacing unit in 8086. Code No: RR420303 Set No. 1 IV B.Tech II Semester Supplimentary Examinations, May 2008 MICROPROCESSORS (Mechanical Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry

More information

QUESTION BANK ADVANCED DATA STRUCTURES Class II B.Tech (CSE-A&B) II Sem Name of the Faculty- K. Nuka Raju

QUESTION BANK ADVANCED DATA STRUCTURES Class II B.Tech (CSE-A&B) II Sem Name of the Faculty- K. Nuka Raju DADI INSTITUTE OF ENGINEERING & TECHNOLOGY (Approved by A.I.C.T.E., New Delhi& Affiliated to JNTUK, Kakinada) NAAC Accredited Institute An ISO 9001:2008, 14001:2004 & OHSAS 18001:2007 Certified Institute

More information

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers. Set No. 1 IV B.Tech I Semester Supplementary Examinations, March - 2017 COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks:

More information

Table of Contents. Chapter 1: Introduction to Data Structures... 1

Table of Contents. Chapter 1: Introduction to Data Structures... 1 Table of Contents Chapter 1: Introduction to Data Structures... 1 1.1 Data Types in C++... 2 Integer Types... 2 Character Types... 3 Floating-point Types... 3 Variables Names... 4 1.2 Arrays... 4 Extraction

More information

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text In this lecture the detailed architecture of 8051 controller, register bank,

More information

Advanced Features. High Performance Stepper Drive Description. Self Test and Auto Setup

Advanced Features. High Performance Stepper Drive Description. Self Test and Auto Setup www.applied-motion.com STAC6 High Performance Stepper Drive Description The STAC6 represents the latest developments in stepper drive technology, incorporating features that will derive the highest performance

More information

Plats för bild på PST2291 med solpanel och en person

Plats för bild på PST2291 med solpanel och en person PST2200 POWER STATION AND TRANSMISSION LABORATORY PST2200 Power System Simulator with two generators Plats för bild på PST2291 med solpanel och en person PST2291 Solar Power Module General Introduction

More information

ATV1200A kv kva. Phase-shifting transformer Medium voltage arrestors Cooling fans Human machine interface Plinth (2) Power cells (9)

ATV1200A kv kva. Phase-shifting transformer Medium voltage arrestors Cooling fans Human machine interface Plinth (2) Power cells (9) Characteristics medium voltage variable speed drive ATV1200-3.3 kv - 370 kva Main Range of product Altivar 1200 Product or component type Device short name Product destination Product specific application

More information

ATV12P037F1 variable speed drive ATV kW hp V - 1ph - on base plate

ATV12P037F1 variable speed drive ATV kW hp V - 1ph - on base plate Characteristics variable speed drive ATV12-0.37kW - 0.55hp - 100..120V - 1ph - on base plate Complementary Main Range of product Altivar 12 Product or component type Product destination Product specific

More information

ATV1200A kv kva

ATV1200A kv kva Characteristics medium voltage variable speed drive ATV1200-3.3 kv - 3500 kva Main Range of product Altivar 1200 Product or component type Device short name Product destination Product specific application

More information

ATV1200A kv kva

ATV1200A kv kva Characteristics medium voltage variable speed drive ATV1200-10 kv - 5000 kva Main Range of product Altivar 1200 Product or component type Device short name Product destination Product specific application

More information

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK Course Name Course Code Class Branch INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 500 04 ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK : Microprocessors and Microcontrollers :

More information

ATV12H018M2 variable speed drive ATV kW hp V - 1ph

ATV12H018M2 variable speed drive ATV kW hp V - 1ph Characteristics variable speed drive ATV12-0.18kW - 0.25hp - 200..240V - 1ph Complementary Main Range of product Altivar 12 Product or component type Product destination Product specific application Assembly

More information

UNITROL 5000 Excitation Systems for Medium and Large Synchronous Machines

UNITROL 5000 Excitation Systems for Medium and Large Synchronous Machines UNITROL 5000 Excitation Systems for Medium and Large Synchronous Machines Copyright 2000 Photodisc, Inc. 275 371 UNITROL 5000 System Overview The UNITROL 5000 is the most powerful product in the Switzerland

More information

(DMCA101) M.C.A. DEGREE EXAMINATION, MAY First Year INFORMATION TECHNOLOGY

(DMCA101) M.C.A. DEGREE EXAMINATION, MAY First Year INFORMATION TECHNOLOGY (DMCA101) M.C.A. DEGREE EXAMINATION, MAY - 2017 First Year INFORMATION TECHNOLOGY Time : 3 Hours Maximum Marks : 70 SECTION - A (3 15 = 45) Answer any three of the following Q1) Discuss business pressures

More information

8051 Microcontroller

8051 Microcontroller 8051 Microcontroller 1 Salient Features (1). 8 bit microcontroller originally developed by Intel in 1980. (2). High-performance CMOS Technology. (3). Contains Total 40 pins. (4). Address bus is of 16 bit

More information

ATV310HU30N4E variable speed drive ATV310-3 kw - 4 hp V - 3 phase

ATV310HU30N4E variable speed drive ATV310-3 kw - 4 hp V - 3 phase Characteristics variable speed drive ATV310-3 kw - 4 hp - 380...460 V - 3 phase Complementary Product destination Main Range of product Altivar Easy 310 Product or component type Product specific application

More information

St. MARTIN S ENGINEERING COLLEGE Dhulapally,Secunderabad DEPARTMENT OF INFORMATION TECHNOLOGY Academic year

St. MARTIN S ENGINEERING COLLEGE Dhulapally,Secunderabad DEPARTMENT OF INFORMATION TECHNOLOGY Academic year St. MARTIN S ENGINEERING COLLEGE Dhulapally,Secunderabad-000 DEPARTMENT OF INFORMATION TECHNOLOGY Academic year 0-0 QUESTION BANK Course Name : LINUX PROGRAMMING Course Code : A0 Class : III B. Tech I

More information

AR13 ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS) III B.TECH II SEMESTER REGULAR EXAMINATIONS, MAY, 2016

AR13 ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS) III B.TECH II SEMESTER REGULAR EXAMINATIONS, MAY, 2016 CODE: 13CE3016 III B.TECH II SEMESTER REGULAR EXAMINATIONS, MAY, 2016 DESIGN OF STEEL STRUCTURES (CIVIL ENGINEERING) Time: 3 Hours Max Marks: 70 ANSWER ALL QUESTIONS [1 x 10 = 10 M] 1. a) Discuss the disadvantages

More information

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 60 0 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK III SEMESTER CS89- DATA STRUCTURES Regulation 07 Academic Year 08 9 Prepared by

More information

SARDAR RAJA COLLEGE OF ENGINEERING ALANGULAM : PROTECTION AND SWITCHGEAR

SARDAR RAJA COLLEGE OF ENGINEERING ALANGULAM : PROTECTION AND SWITCHGEAR SARDAR RAJA COLLEGE OF ENGINEERING ALANGULAM DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING MICRO LESSION PLAN SUBJECT CODE SUBJECT NAME YEAR SEM CLASS : EE72 : PROTECTION AND SWITCHGEAR : IV : VII

More information

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR : III SEM : VI

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR : III SEM : VI DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR : III SEM : VI EE2354- MICROPROCESSORS AND MICROCONTROLLER UNIT I 8085 and 8086 PROCESSOR PART A 1. Define

More information

4. (a) With a neat sketch explain 8237 DMA controller and its operation? (b) With the help of basic cell explain SRAM and DRAM?

4. (a) With a neat sketch explain 8237 DMA controller and its operation? (b) With the help of basic cell explain SRAM and DRAM? Code No: R05220504 Set No. 1 II B.Tech II Semester Regular Examinations, Apr/May 2008 MICROPROCESSORS AND INTERFACING ( Common to Computer Science & Engineering, Information Technology and Computer Science

More information

DEPARTMENT OF ECE QUESTION BANK SUBJECT: MICROPROCESSOR AND MICROCONTROLLER UNIT-1 PART-A (2 MARKS)

DEPARTMENT OF ECE QUESTION BANK SUBJECT: MICROPROCESSOR AND MICROCONTROLLER UNIT-1 PART-A (2 MARKS) DEPARTMENT OF ECE QUESTION BANK SUBJECT: MICROPROCESSOR AND MICROCONTROLLER CODE: EC6504 UNIT-1 1. How many memory locations are available in 8086 microprocessor? 2. What are the flags available in 8086

More information

MLR INSTITUTE OF TECHNOLOGY DUNDIGAL , HYDERABAD QUESTION BANK

MLR INSTITUTE OF TECHNOLOGY DUNDIGAL , HYDERABAD QUESTION BANK MLR INSTITUTE OF TECHNOLOGY DUNDIGAL - 500 043, HYDERABAD QUESTION BANK Course Name : EMBEDDED SYSTEMS Course Code : A57043 Class : IV B. Tech I Semester Branch : ECE Year : 2015 2016 Course Faculty :

More information

EC6504 MICROPROCESSOR AND MICROCONTROLLER QUESTION BANK UNIT I - THE 8086 MICROPROCESSOR PART A

EC6504 MICROPROCESSOR AND MICROCONTROLLER QUESTION BANK UNIT I - THE 8086 MICROPROCESSOR PART A EC6504 MICROPROCESSOR AND MICROCONTROLLER Question Bank EC6504 MICROPROCESSOR AND MICROCONTROLLER QUESTION BANK UNIT I - THE 8086 MICROPROCESSOR 1. List the addressing modes of 8086?give examples [May

More information

DGSZV-EP DIGITAL GALVANIC LONGITUDINAL DIFFERENTIAL PROTECTION. Application field

DGSZV-EP DIGITAL GALVANIC LONGITUDINAL DIFFERENTIAL PROTECTION. Application field DGSZV-EP DIGITAL GALVANIC LONGITUDINAL DIFFERENTIAL PROTECTION The digital galvanic longitudinal differential protection of type DGSZV-EP is part of device family named EuroProt. This short description

More information

Approval...6. Current Revision...7. Introduction... 8 About PJM Manuals... 8 About This Manual... 8 Using This Manual...9

Approval...6. Current Revision...7. Introduction... 8 About PJM Manuals... 8 About This Manual... 8 Using This Manual...9 PJM Manual 07: PJM Protection Standards Revision: 3 Effective Date: May 24, 2018 Prepared by System Planning Division Transmission Planning Department PJM 2018 Table of Contents Table of Contents Approval...6

More information

1. (a) Draw the internal architecture of 8085? Explain each block. (b) What are the special functions of GPRs in 8086? And explain them?

1. (a) Draw the internal architecture of 8085? Explain each block. (b) What are the special functions of GPRs in 8086? And explain them? Code No: R05220504 Set No. 1 1. (a) Draw the internal architecture of 8085? Explain each block. (b) What are the special functions of GPRs in 8086? And explain them? 2. Explain clearly with examples the

More information

1. Micro Drive Load sharing application note

1. Micro Drive Load sharing application note Load sharing Application Note Page 1 of 17 1. Micro Drive Load sharing application note 1.1 Index 1. Micro Drive Load sharing application note... 1 1.1 Index... 1 1.2 Abstract... 1 1.3 Limitations and

More information

Microcontrollers. Fig. 1 gives a comparison of a microprocessor system and a microcontroller system.

Microcontrollers. Fig. 1 gives a comparison of a microprocessor system and a microcontroller system. Syllabus: : Introduction to, 8051 Microcontroller Architecture and an example of Microcontroller based stepper motor control system (only Block Diagram approach). (5 Hours) Introduction to A microcontroller

More information

PART 1: GENERAL PART 2: PRODUCT. Effective: 12/29/10 Page 1 of 6 FECA-TE-104D

PART 1: GENERAL PART 2: PRODUCT. Effective: 12/29/10 Page 1 of 6 FECA-TE-104D Specification Number: 23 09 33 Product Name: FRENIC-Eco AC Drives for Variable Torque Fan & Pump Applications (1-125Hp at 208/230V and 1-900Hp at 460V) PART 1: GENERAL 1.01 SUMMARY A. This specification

More information

EASWARI ENGINEERING COLLEGE DEPARTMENT OF ELECTRONICS AND COMMUNICATION QUESTION BANK - V SEMESTER ECE EC2304 MICROPROCESSORS AND MICROCONTROLLERS UNIT I 1. When the 8086 processor is in minimum mode and

More information

MLR INSTITUTE OF TECHNOLOGY DUNDIGAL , HYDERABAD

MLR INSTITUTE OF TECHNOLOGY DUNDIGAL , HYDERABAD Name Code : 56012 Class Branch MR INSTITUTE OF TECHNOOGY DUNDIGA - 500 043, HYDERABAD EECTRONICS AND COMMUNICATION ENGINEERING ASSIGNMENT QUESTIONS : MICROPROCESSORS AND MICROCONTROERS : III - B. Tech

More information

LOW VOLTAGE BLDC MOTOR CONTROLLER

LOW VOLTAGE BLDC MOTOR CONTROLLER DESCRIPTION The D113-024D10/036D10/050D05 are members of a DSP based low voltage brushless DC motor controller family. The controllers are for controlling the brushless DC motor with or without Hall position

More information

ETAP PowerStation 4.0

ETAP PowerStation 4.0 ETAP PowerStation 4.0 User Guide Copyright 2001 Operation Technology, Inc. All Rights Reserved This manual has copyrights by Operation Technology, Inc. All rights reserved. Under the copyright laws, this

More information

Bosch Rexroth EFC3610 Frequency Inverter. Easy Start Guide L1 L2 L3 (+) B U V W

Bosch Rexroth EFC3610 Frequency Inverter. Easy Start Guide L1 L2 L3 (+) B U V W Bosch Rexroth EFC3610 Frequency Inverter Easy Start Guide L1 L2 L3 (+) B U V W The Bosch Rexroth EFC3610 Frequency Inverter range is available to order from inverterdrive.com This guide is intended to

More information

Power System Enterprise Solution

Power System Enterprise Solution Power System Enterprise Solution ETAP is the most comprehensive analysis platform for the design, simulation, operation, control, optimization, and automation of generation, transmission, distribution,

More information

Microcontroller and Embedded Systems:

Microcontroller and Embedded Systems: Microcontroller and Embedded Systems: Branches: 1. Electronics & Telecommunication Engineering 2. Electrical & Electronics Engineering Semester: 6 th Semester / 7 th Semester 1. Explain the differences

More information

ATV310H075N4E variable speed drive ATV kw - 1 hp V - 3 phase

ATV310H075N4E variable speed drive ATV kw - 1 hp V - 3 phase Characteristics variable speed drive ATV310-0.75 kw - 1 hp - 380...460 V - 3 phase Main Range of product Altivar Easy 310 Product or component type Product specific application Assembly style Device short

More information

Microcontroller & Interfacing

Microcontroller & Interfacing Course Title Course Code Microcontroller & Interfacing EC406 Lecture : 3 Course Credit Practical : 1 Tutorial : 0 Total : 4 Course Objective At the end of the course the students will be able to Understand

More information

Power System Network Simulator (PSNsim)

Power System Network Simulator (PSNsim) The PSNsim is hardware simulator that simulates all parts of power system from generation to utilization. The PSNsim is a scaled down model of the real power system that provides an experimental environment

More information

DEPARTMENT OF COMPUTER APPLICATIONS B.C.A. - FIRST YEAR ( REGULATION) SECOND SEMESTER LESSON PLAN SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

DEPARTMENT OF COMPUTER APPLICATIONS B.C.A. - FIRST YEAR ( REGULATION) SECOND SEMESTER LESSON PLAN SRM INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF COMPUTER APPLICATIONS B.C.A. - FIRST YEAR (2015-2016 REGULATION) SECOND SEMESTER LESSON PLAN SRM INSTITUTE OF SCIENCE AND TECHNOLOGY FACULTY OF SCIENCE AND HUMANITIES SRM NAGAR, KATTANKULATHUR

More information

QUESTION BANK ON UNIX & SHELL PROGRAMMING-502 (CORE PAPER-2)

QUESTION BANK ON UNIX & SHELL PROGRAMMING-502 (CORE PAPER-2) BANK ON & SHELL PROGRAMMING-502 (CORE PAPER-2) TOPIC 1: VI-EDITOR MARKS YEAR 1. Explain set command of vi editor 2 2011oct 2. Explain the modes of vi editor. 7 2013mar/ 2013 oct 3. Explain vi editor 5

More information

ACOPOSinverter P74. User's Manual. Version: 2.20 (August 2016) Model no.: Original instruction

ACOPOSinverter P74. User's Manual. Version: 2.20 (August 2016) Model no.: Original instruction ACOPOSinverter P74 User's Manual Version: 2.20 (August 2016) Model no.: MAACPIP74-ENG Original instruction All information contained in this manual is current as of its creation/publication. We reserve

More information

VALLIAMMAI ENGINERING COLLEGE DEPARTMENT OF MECHANICAL ENGINEERING SUBJECT CODE / NAME: ME6702 / MECHATRONICS YEAR/SEM: IV /VII UNIT 1: INTRODUCTION 1. List out the types of systems. BT-1 2. Describe the

More information

DOUBLY-FED ASYNCHRONOUS MACHINE WITH 3-LEVEL VSI FOR VARIABLE SPEED PUMP STORAGE

DOUBLY-FED ASYNCHRONOUS MACHINE WITH 3-LEVEL VSI FOR VARIABLE SPEED PUMP STORAGE DOUBLY-FED ASYNCHRONOUS MACHINE WITH 3-LEVEL VSI FOR VARIABLE SPEED PUMP STORAGE A. Sapin, A. Hodder, J.-J. Simond Swiss Federal Institute of Technology Electromechanics and Electrical Machines Laboratory

More information

DYNAMIC MEMORY ALLOCATION AND DEALLOCATION

DYNAMIC MEMORY ALLOCATION AND DEALLOCATION COURSE TITLE DATA STRUCTURE DETAILED SYLLABUS SR.NO NAME OF CHAPTERS & DETAILS HOURS ALLOTTED 1 USER DEFINED DATATYPE /STRUCTURE About structure Defining structure Accessing structure element Array of

More information

Course Name: B.Tech. 3 th Sem. No of hours allotted to complete the syllabi: 44 Hours No of hours allotted per week: 3 Hours. Planned.

Course Name: B.Tech. 3 th Sem. No of hours allotted to complete the syllabi: 44 Hours No of hours allotted per week: 3 Hours. Planned. Course Name: B.Tech. 3 th Sem. Subject: Data Structures No of hours allotted to complete the syllabi: 44 Hours No of hours allotted per week: 3 Hours Paper Code: ETCS-209 Topic Details No of Hours Planned

More information

KINGS DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK. Subject Name: Microprocessors and Microcontrollers UNIT-I 8085 MICROPROCESSOR

KINGS DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK. Subject Name: Microprocessors and Microcontrollers UNIT-I 8085 MICROPROCESSOR KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Subject Name: Microprocessors and Microcontrollers Year/Sem: II/IV UNIT-I 8085 MICROPROCESSOR PART-A (2 MARKS) 1. Name the

More information

Design and Implementation of an Industrial Vector Controlled Induction Motor Drive

Design and Implementation of an Industrial Vector Controlled Induction Motor Drive Design and Implementation of an Industrial Vector Controlled Induction Motor Drive Jose Titus, Vamsikrishna M, Sekhar B, B J Rajendranath, Kamalesh Hatua, Krishna Vasudevan Dept. of Electrical Engineering,

More information

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET 1 SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET Intel 8086/8088 Architecture Segmented Memory, Minimum and Maximum Modes of Operation, Timing Diagram, Addressing Modes, Instruction Set,

More information

INFORMATION TECHNOLOGY

INFORMATION TECHNOLOGY [DMSIT 01] M.Sc. (Previous) DEGREE EXAMINATION, DEC 2013 First Year INFORMATION TECHNOLOGY Paper I BASICS OF INFORMATION TECHNOLOGY Time : 3 hours Max. Marks : 75 Section A (3x15 = 45) Answer any THREE

More information

Unix as a Platform Exercises. Course Code: OS-01-UNXPLAT

Unix as a Platform Exercises. Course Code: OS-01-UNXPLAT Unix as a Platform Exercises Course Code: OS-01-UNXPLAT Working with Unix 1. Use the on-line manual page to determine the option for cat, which causes nonprintable characters to be displayed. Run the command

More information

System Protection and Control Subcommittee

System Protection and Control Subcommittee Power Plant and Transmission System Protection Coordination GSU Phase Overcurrent (51T), GSU Ground Overcurrent (51TG), and Breaker Failure (50BF) Protection System Protection and Control Subcommittee

More information

SANKALCHAND PATEL COLLEGE OF ENGINEERING, VISNAGAR. ELECTRONICS & COMMUNICATION DEPARTMENT Question Bank- 1

SANKALCHAND PATEL COLLEGE OF ENGINEERING, VISNAGAR. ELECTRONICS & COMMUNICATION DEPARTMENT Question Bank- 1 SANKALCHAND PATEL COLLEGE OF ENGINEERING, VISNAGAR ELECTRONICS & COMMUNICATION DEPARTMENT Question Bank- 1 Subject: Microcontroller and Interfacing (151001) Class: B.E.Sem V (EC-I & II) Q-1 Explain RISC

More information

3. (a) Explain the steps involved in the Interfacing of an I/O device (b) Explain various methods of interfacing of I/O devices.

3. (a) Explain the steps involved in the Interfacing of an I/O device (b) Explain various methods of interfacing of I/O devices. Code No: R05320202 Set No. 1 1. (a) Discuss the minimum mode memory control signals of 8086? (b) Explain the write cycle operation of the microprocessor with a neat timing diagram in maximum mode. [8+8]

More information

LESSON PLAN B.C.A. - FIRST YEAR ( REGULATION) SECOND SEMESTER

LESSON PLAN B.C.A. - FIRST YEAR ( REGULATION) SECOND SEMESTER DEPARTMENT OF COMPUTER APPLICATIONS LESSON PLAN B.C.A. - FIRST YEAR (2014-2015 REGULATION) SECOND SEMESTER SRM UNIVERSITY FACULTY OF SCIENCE AND HUMANITIES SRM NAGAR, KATTANKULATHUR 603 203 SRM UNIVERSITY

More information

Active Front End Drives: Lower Harmonics, Higher Energy Savings

Active Front End Drives: Lower Harmonics, Higher Energy Savings Active Front End Drives: Lower Harmonics, Higher Energy Savings 2 Active Front End Drives: Harmonics Performance Overview 1.0 Evolution of VFDs When variable-frequency drives (VFDs) arrived on the industrial

More information

VFA7/VFP7 Parameter List (Ver315)

VFA7/VFP7 Parameter List (Ver315) VFA7/VFP7 Parameter List (Ver315) Setting date Customer End user Application Appli/ Serial No Inverter s Type-Form Quantity Inverter s Serial No Motor s capacity If user s setting value is same as shipping

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad -500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Course Name : LINUX PROGRAMMING Course Code : A70511 (R15) Class

More information

ATV12H075M3 variable speed drive ATV kW - 1hp V - 3ph - with heat sink

ATV12H075M3 variable speed drive ATV kW - 1hp V - 3ph - with heat sink Product datasheet Characteristics ATV12H075M3 variable speed drive ATV12-0.75kW - 1hp - 200..240V - 3ph - with heat sink Complementary Main Range of product Altivar 12 Product or component type Product

More information