MPC5607B Microcontroller Reference Manual Addendum Microcontroller Solutions Group
|
|
- June Griffin
- 5 years ago
- Views:
Transcription
1 Freescale Semiconductor Reference Manual Addendum MPC5607BRMAD Rev. 1, 05/2012 MPC5607B Microcontroller Reference Manual Addendum by: Microcontroller Solutions Group This addendum document describes corrections to the MPC5607B Microcontroller Reference Manual, order number MPC5607BRM. For convenience, the addenda items are grouped by revision. Please check our website at for the latest updates. The current version available of the MPC5607B Microcontroller Reference Manual is Revision 7.1. Table of Contents 1 Addendum List for Revision Revision History Freescale Semiconductor, Inc., All rights reserved.
2 Addendum List for Revision Addendum List for Revision 7.1 Table 1. MPC5607BRM Rev 7.1 Addenda Chapter 1, Preface, page 22 In Table 1-1, Guide to this reference manual, Line 12 WKUP, change the description to read: Always-active analog block. Details configuration of 2 internal (API/RTC) and 27 external (pin) low power mode wakeup sources. Chapter 1, Preface, page 23 In Table 1 (Guide to this reference manual), Line 17, edma Channel Multiplexer (DMA_MUX), change the description to read: Operation and configuration information for the edma multiplexer, which takes the 59 possible edma sources (triggers from the DSPI, emios, I 2 C, ADC and LINFlexD) and multiplexes them onto the 16 edma channels. (59 sources, 16 channels) Chapter 1, Preface, page 27 Chapter 1, Preface, page 27 Chapter 1, Preface, page 30 Chapter 6, Clock, page 132 Chapter 9, Reset Generation Module (MC_RGM), page 232 In Section 1.6.1, The MPC5607B document set, remove bullet item e200z4 Power Architecture Core Reference Manual. In Section 1.6.1, The MPC5607B document set, change bullet item Configuring CPU memory, branch and cache optimizations to Configuring CPU memory and branch optimizations. In Section 1.7.3, Software design, remove the paragraph The MMU translates physical memory addresses for use by the CPU and it must be configured before any peripherals or memories are available for use by the CPU. See the e200z4 Power Architecture Core Reference Manual for details on how to configure the MMU. Add Note: to Section , Crystal clock monitor: Note: Functional FXOSC monitoring can only be guaranteed when the FXOSC frequency is greater than (FIRC / 2 RCDIV )+0.5MHz. Add Note: to Section , FMPLL clock monitor: Note: Functional FMPLL monitoring can only be guaranteed when the FMPLL frequency is greater than (FIRC / 4) MHz. Replaced Section 9.4.7, Boot Mode Capturing, with the following: The MC_RGM samples PA[9:8] whenever RESET is asserted until five FIRC (16 MHz internal RC oscillator) clock cycles before its deassertion edge. The result of the sampling is used at the beginning of reset PHASE3 for boot mode selection and is retained after RESET has been deasserted for subsequent boots after reset sequences during which RESET is not asserted. Chapter 13, Real Time Clock / Autonomous Periodic Interrupt (RTC/API), page 270 Note: In order to ensure that the boot mode is correctly captured, the application needs to apply the valid boot mode value the entire time that RESET is asserted. RESET can be asserted as a consequence of the internal reset generation. This will force re-sampling of the boot mode pins. (See Table 9-12 for details.) In Table 13-3 (RTCC field descriptions), update the Note in the RTCC[APIVAL] field description: Note: API functionality starts only when APIVAL is nonzero. The first API interrupt takes two more cycles because of synchronization of APIVAL to the RTC clock, and APIVAL + 1 cycles for subsequent occurrences. After that, interrupts are periodic in nature. Because of synchronization issues, the minimum supported value of APIVAL is 4. 2 Freescale Semiconductor
3 Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Addendum List for Revision 7.1 Chapter 16, Enhanced Direct Memory Access (edma), page 330 Replace Section , Dynamic programming, with the following: Dynamic programming Dynamic channel linking Dynamic channel linking is the process of setting the TCD.major.e_link bit during channel execution. This bit is read from the TCD local memory at the end of channel execution, thus allowing the user to enable the feature during channel execution. Because the user is allowed to change the configuration during execution, a coherency model is needed. Consider the scenario where the user attempts to execute a dynamic channel link by enabling the TCD.major.e_link bit at the same time the edma engine is retiring the channel. The TCD.major.e_link would be set in the programmer s model, but it would be unclear whether the actual link was made before the channel retired. The coherency model in Table is recommended when executing a dynamic channel link request. Table Coherency model for a dynamic channel link request Step Action 1 Write 1b to the TCD.major.e_link bit. 2 Read back the TCD.major.e_link bit. 3 Test the TCD.major.e_link request status: If TCD.major.e_link = 1b, the dynamic link attempt was successful. If TCD.major.e_link = 0b, the attempted dynamic link did not succeed (the channel was already retiring). For this request, the TCD local memory controller forces the TCD.major.e_link bit to zero on any writes to a channel s TCD.word7 after that channel s TCD.done bit is set, indicating the major loop is complete. NOTE The user must clear the TCD.done bit before writing the TCD.major.e_link bit. The TCD.done bit is cleared automatically by the edma engine after a channel begins execution. Freescale Semiconductor 3
4 Addendum List for Revision 7.1 Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Chapter 16, Enhanced Direct Memory Access (edma), page 330 (cont.) Dynamic scatter/gather Dynamic scatter/gather is the process of setting the TCD.e_sg bit during channel execution. This bit is read from the TCD local memory at the end of channel execution, thus allowing the user to enable the feature during channel execution. Because the user is allowed to change the configuration during execution, a coherency model is needed. Consider the scenario where the user attempts to execute a dynamic scatter/gather operation by enabling the TCD.e_sg bit at the same time the edma engine is retiring the channel. The TCD.e_sg would be set in the programmer s model, but it would be unclear whether the actual scatter/gather request was honored before the channel retired. Two methods for this coherency model are shown in the following subsections. Method 1 has the advantage of reading the major.linkch field and the e_sg bit with a single read. For both dynamic channel linking and scatter/gather requests, the TCD local memory controller forces the TCD.major.e_link and TCD.e_sg bits to zero on any writes to a channel s TCD.word7 if that channel s TCD.done bit is set indicating the major loop is complete. NOTE The user must clear the TCD.done bit before writing the TCD.major.e_link or TCD.e_sg bits. The TCD.done bit is cleared automatically by the edma engine after a channel begins execution Method 1 (channel not using major loop channel linking) For a channel not using major loop channel linking, the coherency model in Table may be used for a dynamic scatter/gather request. When the TCD.major.e_link bit is zero, the TCD.major.linkch field is not used by the edma. In this case, the TCD.major.linkch bits may be used for other purposes. This method uses the TCD.major.linkch field as a TCD identification (ID). 4 Freescale Semiconductor
5 Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Addendum List for Revision 7.1 Chapter 16, Enhanced Direct Memory Access (edma), page 330 (cont.) Step Table Coherency model for method 1 Action 1 When the descriptors are built, write a unique TCD ID in the TCD.major.linkch field for each TCD associated with a channel using dynamic scatter/gather. 2 Write 1b to thetcd.d_req bit. Note: Should a dynamic scatter/gather attempt fail, setting the d_req bit will prevent a future hardware activation of this channel. This stops the channel from executing with a destination address (daddr) that was calculated using a scatter/gather address (written in the next step) instead of a dlast final offset value. 3 Write thetcd.dlast_sga field with the scatter/gather address. 4 Write 1b to the TCD.e_sg bit. 5 Read back the 16 bit TCD control/status field. 6 Test the TCD.e_sg request status and TCD.major.linkch value: If e_sg = 1b, the dynamic link attempt was successful. If e_sg = 0b and the major.linkch (ID) did not change, the attempted dynamic link did not succeed (the channel was already retiring). If e_sg = 0b and the major.linkch (ID) changed, the dynamic link attempt was successful (the new TCD s e_sg value cleared the e_sg bit) Method 2 (channel using major loop linking) For a channel using major loop channel linking, the coherency model in Table may be used for a dynamic scatter/gather request. This method uses the TCD.dlast_sga field as a TCD identification (ID). For a channel using major loop channel linking, the coherency model in Table may be used for a dynamic scatter/gather request. This method uses the TCD.dlast_sga field as a TCD identification (ID). Freescale Semiconductor 5
6 Addendum List for Revision 7.1 Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Chapter 16, Enhanced Direct Memory Access (edma), page 330 (cont.) Step Table Coherency model for method 2 Action 1 Write 1b to thetcd.d_req bit. Note: Should a dynamic scatter/gather attempt fail, setting the d_req bit will prevent a future hardware activation of this channel. This stops the channel from executing with a destination address (daddr) that was calculated using a scatter/gather address (written in the next step) instead of a dlast final offset value. 2 Write thetcd.dlast_sga field with the scatter/gather address. 3 Write 1b to the TCD.e_sg bit. 4 Read back the TCD.e_sg bit. 5 Test the TCD.e_sg request status: If e_sg = 1b, the dynamic link attempt was successful. If e_sg = 0b, read the 32 bit TCD dlast_sga field. If e_sg = 0b and the dlast_sga did not change, the attempted dynamic link did not succeed (the channel was already retiring). If e_sg = 0b and the dlast_sga changed, the dynamic link attempt was successful (the new TCD s e_sg value cleared the e_sg bit). Chapter 19, Crossbar Switch (XBAR), throughout chapter Chapter 19, Crossbar Switch (XBAR), page 379 Correct two master ports to three master ports as necessary. Replace Figure 19-1 (XBAR block diagram) with the following. CPU CPU data instructions edma Crossbar Switch Master modules Slave modules Flash memory Internal SRAM Peripheral bridges Chapter 19, Crossbar Switch (XBAR), page 379 Add the following row for edma to Table 19-1 (XBAR switch ports for MPC5607B). Port Module Physical master ID Type Logical number edma Master 1 2 Chapter 19, Crossbar Switch (XBAR), page 380 In Section 19.4, Features, add a bullet item for edma. 6 Freescale Semiconductor
7 Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Addendum List for Revision 7.1 Chapter 19, Crossbar Switch (XBAR), page 382 Replace Table 19-2 (Hardwired bus master priorities) with the following. Table Hardwired bus master priorities Module Port Type Master # Priority level e200z0 core CPU instructions Master 0 7 e200z0 core CPU data Master 1 6 edma Master 2 5 Chapter 20, Memory Protection Unit (MPU), page 389 Chapter 23, LINFlex, p. 494 In Section MPU Control/Error Status Register (MPU_CESR), in Figure 20-2 (MPU Control/Error Status Register (MPU_CESR)), expand the SPERR field to an 8-bit field stretching from bit 0 to bit 7. Insert the following after Section , Error handling: Overrun Once the message buffer is full, the next valid message reception leads to an overrun and a message is lost. The hardware sets the BOF bit in the LINSR to signal the overrun condition. Which message is lost depends on the configuration of the RX message buffer: If the buffer lock function is disabled (LINCR1[RBLM] = 0) the last message stored in the buffer is overwritten by the new incoming message. In this case the latest message is always available to the application. If the buffer lock function is enabled (LINCR1[RBLM] = 0) the most recent message is discarded and the previous message is available in the buffer. Chapter 24, LINFlexD, p. 514 Insert the following after Section , Error handling and detection: Overrun Once the message buffer is full, the next valid message reception leads to an overrun and a message is lost. The hardware sets the BOF bit in the LINSR to signal the overrun condition. Which message is lost depends on the configuration of the RX message buffer: If the buffer lock function is disabled (LINCR1[RBLM] = 0) the last message stored in the buffer is overwritten by the new incoming message. In this case the latest message is always available to the application. If the buffer lock function is enabled (LINCR1[RBLM] = 0) the most recent message is discarded and the previous message is available in the buffer. Freescale Semiconductor 7
8 Addendum List for Revision 7.1 Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Chapter 25, FlexCAN, throughout chapter Remove references throughout the chapter to low-cost MCUs Remove Note: above Table 25-2: Note: The individual Rx Mask per Message Buffer feature may not be available in low cost MCUs. Please consult the specific MCU documentation to find out if this feature is supported. If not supported, the address range 0x0880-0x097F is considered reserved space, independent of the value of the BCC bit. Added this Note in the RTR field description of Table 25-4 (Message Buffer Structure field description): Note: Do not configure the last Message Buffer to be the RTR frame. Remove Note: in Section Rx Individual Mask Registers (RXIMR0 RXIMR63): Note: The individual Rx Mask per Message Buffer feature may not be available in low cost MCUs. Please consult the specific MCU documentation to find out if this feature is supported. If not supported, the RXGMASK, RX14MASK and RX15MASK registers are available, regardless of the value of the BCC bit. Remove Note: at end of Section , Matching process: Note: The individual Rx Mask per Message Buffer feature may not be available in low cost MCUs. Please consult the specific MCU documentation to find out if this feature is supported. If not supported, the RXGMASK, RX14MASK, and RX15MASK registers are available, regardless of the value of the BCC bit. In Section , Protocol timing, update the Note following Figure (CAN Engine Clocking Scheme) to read: This clock selection feature may not be available in all MCUs. A particular MCU may not have a PLL, in which case it would have only the oscillator clock, or it may use only the PLL clock feeding the FlexCAN module. In these cases, the CLK_SRC bit in the CTRL Register has no effect on the module operation. Update the table title of Table from CAN Standard Compliant Bit Time Segment Settings to Bosch CAN 2.0B standard compliant bit time segment settings. In Section , Protocol timing, update the Note following Table to read: Other combinations of Time Segment 1 and Time Segment 2 can be valid. It is the user s responsibility to ensure the bit time settings are in compliance with the CAN standard. For bit time calculations, use an IPT (Information Processing Time) of 2, which is the value implemented in the FlexCAN module. Chapter 28, Analog-to-Digital In Section , CTU in trigger mode, replace the sentence: Converter (ADC), page 771 If another CTU conversion is triggered before the end of the conversion, that request is discarded. with: If another CTU conversion is triggered before the end of the conversion, that request is discarded. However, if the CTU has triggered a conversion that is still ongoing on a channel, it will buffer a second request for the channel and wait for the end of the first conversion before requesting another conversion. Thus, two conversion requests close together will both be serviced. Chapter 28, Analog-to-Digital In Section , Presampling channel enable signals, in Table 28-7, Presampling voltage Converter (ADC), page 772 selection based on PREVALx fields, in the 01 row, change the Presampling voltage field to: V1 = V DD_HV_ADC0 or V DD_HV_ADC1. 8 Freescale Semiconductor
9 Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Addendum List for Revision 7.1 Chapter 28, Analog-to-Digital Converter (ADC), page 776 Chapter 29, Cross Triggering Unit (CTU), page 825 Chapter 30, Flash Memory, page 833 Add Note to Section , Auto-clock-off mode: Note: The auto-clock-off feature cannot operate when the digital interface runs at the same rate as the analog interface. This means that when MCR.ADCCLKSEL = 1, the analog clock will not shut down in IDLE mode. At the end of Section , Event Configuration Registers (CTU_EVTCFGRx) (x = 063), add the following Note: NOTE The CTU tracks issued conversion requests to the ADC. When the ADC is being triggered by the CTU and there is a need to shut down the ADC, the ADC must be allowed to complete conversions before being shut down. This ensures that the CTU is notified of completion; if the ADC is shut down while performing a CTU-triggered conversion, the CTU is not notified and will not be able to trigger further conversions until the device is reset. Replace Figure Flash memory architecture with the following. Crossbar switch 32 CFLASH_PFCR0[B0_P0_BFE] 4x128 page buffer 1x128 page buffer CFLASH_PFCR1[B1_P0_BFE] PFlash controller KB Flash memory Array KB Flash memory Array KB Flash memory Array 2 64 KB data flash memory (for EEPROM emulation) Array 0 Bank0 (CFlash) Bank0 (CFlash) Bank0 (CFlash) Bank1 (DFlash) CFLASH_MCR CFLASH_UMISR4 DFLASH_MCR DFLASH_UMISR4 Chapter 31, Static RAM (SRAM), page 933 In Table 31-2, Low power configuration, in the STANDBY line, change the description Either all or just 8 KB of the SRAM remains powered. This option is software-selectable. to Either 32 KB or just 8 KB of the SRAM remains powered. This option is software-selectable. Freescale Semiconductor 9
10 Revision History Table 1. MPC5607BRM Rev 7.1 Addenda (continued) Chapter 32, Register Protection, page 954 In Table 32-5, Protected registers, change the module base address for the CMU_CSR register from C3FE00E0 to C3FE Revision History Table 3 provides a revision history for this reference manual addendum document. Table 2. Revision History Table Rev. Number Substantive Changes Date of Release 1.0 Initial release. 05/ Freescale Semiconductor
MPC5607B Microcontroller Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5607BPB Rev. 8, 07/2011 MPC5607B Microcontroller Product Brief This document provides an overview and describes the features of the MPC5607B series
More informationTN1274 Technical note
TN1274 Technical note Migration differences between SPC584Bx and SPC560B64 Introduction The SPC560B54/6x family expands the range of the SPC560B microcontroller family. It provides the scalability needed
More informationMask Set Differences Between the MPC5606BF and MPC5606BK The 32-bit Qorivva Microcontroller Family
Application Note Document Number: AN4477 Rev. 1, 07/2014 Mask Set Differences Between the MPC5606BF and MPC5606BK The 32-bit Qorivva Microcontroller Family by: Steven McLaughlin 1 MPC5606BK overview The
More informationTN0147 Technical note
TN0147 Technical note SPC56xB/C/Dxx family overview - features comparison Introduction The 32-bit SPC56 automotive microcontrollers are a family of System-on-Chip (SoC) devices designed to be central to
More informationSPC584Cx, SPC58ECx. 32-bit Power Architecture microcontroller for automotive ASIL-B applications. Features
32-bit Power Architecture microcontroller for automotive ASIL-B applications Data brief Features etqfp64 (10 x 10 x 1.0 mm) etqfp144 (20 x 20 x 1.0 mm) AEC-Q100 qualified FPBGA292 (17 x 17 x 1.8 mm) High
More informationMPC5606S Microcontroller Product Brief
Product Brief Document Number: MPC560xSPB Rev. 4, 04/2011 MPC5606S Microcontroller Product Brief 32-bit MCU for cluster applications with stepper motor, TFT graphic controller and LCD driver The MPC5606S
More informationMask Set Errata for Mask 0N32E-0N40P
Freescale Semiconductor MPC5646B_0N32E-0N40P Mask Set Errata Rev. 30 Nov 2015 Mask Set Errata for Mask 0N32E-0N40P This report applies to mask 0N32E-0N40P for these products: MPC5644B MPC5644C MPC5645B
More informationMask Set Errata for Mask 1M03Y
Freescale Semiconductor MPC5607B_1M03Y Mask Set Errata Rev 16th July 2014 Mask Set Errata for Mask 1M03Y This report applies to mask 1M03Y for these products: MPC5605B MPC5606B MPC5607B Prior ID Current
More informationMask Set Errata for Mask 2M25V
Freescale Semiconductor MPC560xS_2M25V Mask Set Errata Rev. 2 Mask Set Errata for Mask 2M25V Introduction This report applies to mask 2M25V for these products: MPC5602S MPC5604S MPC5606S Erratum ID e3194
More informationMPC5645S. Freescale Semiconductor Data Sheet: Technical Data. Document Number: MPC5645S Rev. 9, 09/2012
Freescale Semiconductor Data Sheet: Technical Data Document Number: MPC5645S Rev. 9, 09/2012 MPC5645S 416 TEPBGA 27 mm 27 mm 208 LQFP 28 mm 28 mm Qorivva MPC5645S Microcontroller Data Sheet The Qorivva
More informationTN1271 Technical note
Technical note SPC58xB/C/G Low Power Modes Introduction The technical note describes Low Power Modes available on SPC58xB/C/G devices family. It is focused and applied to the all derivatives of the 1M,
More informationAN4405 Application note
Application note Transition from SPC560P50x to SPC570S50x Introduction This application note describes common properties of, and the differences between, the SPC560P50x family and SPC570S50x family. This
More informationSPC56EL60L3 SPC56EL60L5 32-bit Power Architecture microcontroller for automotive SIL3/ASILD chassis and safety applications Features
SPC56EL60L3 SPC56EL60L5 32-bit Power Architecture microcontroller for automotive SIL3/ASILD chassis and safety applications Features High-performance e200z4d dual core 32-bit Power Architecture technology
More informationRemote Keyless Entry In a Body Controller Unit Application
38 Petr Cholasta Remote Keyless Entry In a Body Controller Unit Application Many of us know this situation. When we leave the car, with a single click of a remote control we lock and secure it until we
More information32-bit Power Architecture based on MCU for automotive powertrain applications. Part number Kbyte - SPC563M64L5 SPC563M64L7 -
Features SPC563Mxx 32-bit Power Architecture based on MCU for automotive powertrain applications Single issue, 32-bit Power Architecture Book E compliant e200z335 CPU core complex Includes variable length
More informationCreating Low Power Applications Using the Mode Entry Module Configuring Qorriva Microcontrollers to Minimize Power Consumption
Freescale Semiconductor Document Number:AN4240 Application Note Rev. 0, 8/2012 Creating Low Power Applications Using the Mode Entry Module Configuring Qorriva Microcontrollers to Minimize Power Consumption
More informationMask Set Errata for Mask 0N13E
Freescale Semiconductor MPC5606BK_0N13E Mask Set Errata Rev 16th July 2014 Mask Set Errata for Mask 0N13E This report applies to mask 0N13E for these products: MPC5606BK MPC5605BK Erratum ID e7938 e4168
More informationMask Set Errata for Mask 0N32E
Freescale Semiconductor MPC5646B_0N32E Mask Set Errata Rev 16th July 2014 Mask Set Errata for Mask 0N32E This report applies to mask 0N32E for these products: MPC5644B MPC5644C MPC5645B MPC5645C MPC5646B
More informationMask Set Errata for Mask 2M25V
Freescale Semiconductor PXD10_2M25V Mask Set Errata Rev. 11 APR 2012 Mask Set Errata for Mask 2M25V Introduction This report applies to mask 2M25V for these products: PXD10 Errata ID Errata Title 3194
More informationHello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used
Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used to connect devices such as microcontrollers, sensors,
More informationMask Set Erratafor Mask0M87Y
Freescale Semiconductor MPC5646B_0M87Y Mask Set Errata Rev. 2 Mask Set Erratafor Mask0M87Y Introduction This report applies to mask 0M87Y for these products: MPC5644B MPC5644C MPC5645B MPC5645C MPC5646B
More informationPXD10. PXD10 Microcontroller Data Sheet. Freescale Semiconductor Data Sheet: Technical Data. Document Number: PXD10 Rev.
Freescale Semiconductor Data Sheet: Technical Data Document Number: PXD10 Rev. 1, 09/2011 PXD10 Microcontroller Data Sheet 416 TEPBGA 27 mm x 27 mm 176 LQFP 24 mm x 24 mm PXD10 208 LQFP 28 mm x 28 mm The
More informationSPC560B54x, SPC560B6x Errata sheet
SPC560B54x, SPC560B6x Errata sheet 32-bit MCU family built on the Power Architecture for automotive body electronics applications Introduction This errata sheet describes all the known functional and electrical
More informationMPC55xx Highlighted Features
MPC55xx Highlighted Features Why Do I Need an etpu? Number one constraint of microcontrollers is their limited ability to perform high speed time related tasks. Limited by CPU interrupt overhead in servicing
More informationMPC563xM Microcontroller Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5633MPB Rev. 12, 05/2011 MPC563xM Microcontroller Product Brief The MPC563xM is a family of system-on-chip devices that are built on Power Architecture
More informationQorivva MPC560xP and MPC564xL Compatibility Transition from MPC5604P to MPC5643L in QFP 144 packages
Freescale Semiconductor Application Note Document Number: AN3952 Rev. 0, 10/2009 Qorivva MPC560xP and MPC564xL Compatibility Transition from MPC5604P to MPC5643L in QFP 144 packages by: Oliver Bibel München,
More information1 Introduction. Freescale Semiconductor Application Note. 1.1 Migrating an application. Document Number: AN4143 Rev. 1, 06/2010
Freescale Semiconductor Application Note Document Number: AN4143 Rev. 1, 06/2010 Migrating from the 16-bit S12XE to 32-bit Qorivva MPC5604B Family of Microcontrollers by: Alasdair Robertson Murray Stewart
More informationMPC563xM Microcontroller Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5633MPB Rev. 11, 12/2009 This document contains preview information on a new product that may be in a design phase or under development. Freescale
More informationERRATA SHEET INTEGRATED CIRCUITS. Date: 2008 June 2 Document Release: Version 1.6 Device Affected: LPC2468. NXP Semiconductors
INTEGRATED CIRCUITS ERRATA SHEET Date: 2008 June 2 Document Release: Version 1.6 Device Affected: LPC2468 This errata sheet describes both the known functional problems and any deviations from the electrical
More informationM68HC08 Microcontroller The MC68HC908GP32. General Description. MCU Block Diagram CPU08 1
M68HC08 Microcontroller The MC68HC908GP32 Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design General Description The
More informationAVR XMEGA Product Line Introduction AVR XMEGA TM. Product Introduction.
AVR XMEGA TM Product Introduction 32-bit AVR UC3 AVR Flash Microcontrollers The highest performance AVR in the world 8/16-bit AVR XMEGA Peripheral Performance 8-bit megaavr The world s most successful
More informationMPC5553 Microcontroller Product Brief
Product Brief Document Number: MPC5553PB Rev. 0.2, 10/2005 MPC5553 Microcontroller Product Brief The MPC5553 is a member of the next generation of microcontrollers that follows the MPC5xx family and is
More informationOverview of Qorivva family and MPC564xB/C (5 minutes) Smart peripherals for lighting (20 minutes) Gateway communications and questions (5 minutes)
23 June 2011 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobilegt, PowerQUICC, QorIQ, StarCore and Symphony are trademarks
More informationPXN20 Product Brief. 32-bit Power Architecture Dual Core Microcontrollers for Industrial Networking. Freescale Semiconductor Product Brief
Freescale Semiconductor Product Brief Document Number: PXN20PB Rev. 1, 06/2011 PXN20 Product Brief 32-bit Power Architecture Dual Core Microcontrollers for Industrial Networking The PXN20 products are
More informationMPC5510 Family Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5510PB Rev. 2, 5/2008 MPC5510 Family Product Brief 32-Bit Power Architecture Microcontrollers for Body Electronics The MPC5510 is a new family
More informationMask Set Errata for Mask 0N68H
Freescale Semiconductor MPC5604B_0N68H Mask Set Errata Rev 16th July 2014 Mask Set Errata for Mask 0N68H This report applies to mask 0N68H for these products: MPC5602B MPC5602C MPC5603B MPC5603C MPC5604B
More informationAN5013 Application note
Application note SPC584Cx/SPC58ECx FCCU fault sources and reaction Introduction This application note describes the FCCU input fault sources. Furthermore, for each of them, it describes how to verify the
More informationSPC563M64x, SPC563M60x
SPC563M64x, SPC563M60x 32-bit Power Architecture based MCU for automotive powertrain applications Datasheet - production data Up to 94 Kbyte on-chip static RAM (including up to 32 Kbyte standby RAM) Boot
More informationMask Set Errata for Mask REV3.1_2N89D
Freescale Semiconductor MPC5643L_REV3.1_2N89D Mask Set Errata Rev. 29 MAR 2012 Mask Set Errata for Mask REV3.1_2N89D Introduction This report applies to mask REV3.1_2N89D for these products: MPC5643L Errata
More informationARDUINO MEGA INTRODUCTION
ARDUINO MEGA INTRODUCTION The Arduino MEGA 2560 is designed for projects that require more I/O llines, more sketch memory and more RAM. With 54 digital I/O pins, 16 analog inputs so it is suitable for
More informationPXD20. PXD20 Microcontroller Data Sheet. Freescale Semiconductor Data Sheet: Advance Information. Document Number: PXD20 Rev.
Freescale Semiconductor Data Sheet: Advance Information Document Number: PXD20 Rev. 2, 04/2012 PXD20 416 TEPBGA 27 mm x 27 mm 208 LQFP 28 mm x 28 mm PXD20 Microcontroller Data Sheet The PXD20 represents
More informationMPC5604E microcontroller product brief
Freescale Semiconductor Product Brief Document Number: MPC5604EPB Rev. 2, 10/2011 MPC5604E microcontroller product brief The MPC5604E microcontroller is a gateway system designed to move data from different
More informationQorivva MPC5602P Microcontroller Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5602PPB Rev. 4.1, 09/2011 Qorivva MPC5602P Microcontroller Product Brief 1 Introduction 1.1 Document overview This document provides an overview
More informationSPC58NE84E7, SPC58NE84C3
SPC58NE84E7, SPC58NE84C3 32-bit Power Architecture microcontroller for automotive ASIL-D applications Data brief - preliminary data Features LFBGA292 (17 x 17 x 1.7 mm) elqfp176 (24 x 24 x 1.4 mm) Two
More informationWelcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to
Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to handle the STM32 peripheral data transfers. 1 The Direct
More informationArduino Uno R3 INTRODUCTION
Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-388 Technical notes on using Analog Devices products and development tools Visit our Web resources http://www.analog.com/ee-notes and http://www.analog.com/processors or e-mail
More informationMicrocontroller Brief
Freescale Semiconductor Product Brief Document Number: MPC560XPPB Rev. 5, 10/2009 Microcontroller Brief The 32-bit MPC5604P automotive System-on-Chip (SoC) device development of the next wave of airbag/steering
More informationMCF5227x ColdFire Microprocessor Product Brief Supports MCF52274 & MCF52277
Freescale Semiconductor Product Brief MCF52277PB Rev. 1, 2/2009 MCF5227x ColdFire Microprocessor Product Brief Supports MCF52274 & MCF52277 by: Microcontroller Solutions Group The MCF5227x devices are
More informationMPC5565 Microcontroller Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5565PB Rev. 0, 11/2007 MPC5565 Microcontroller Product Brief Designed for engine management and high temperature industrial applications, the MPC5565
More informationProduct Technical Brief S3C2413 Rev 2.2, Apr. 2006
Product Technical Brief Rev 2.2, Apr. 2006 Overview SAMSUNG's is a Derivative product of S3C2410A. is designed to provide hand-held devices and general applications with cost-effective, low-power, and
More informationHello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of
Hello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of this interface, which is widely used for serial communications.
More informationProduct Technical Brief S3C2412 Rev 2.2, Apr. 2006
Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Overview SAMSUNG's S3C2412 is a Derivative product of S3C2410A. S3C2412 is designed to provide hand-held devices and general applications with cost-effective,
More informationGenerating a Quick and Controlled Waveform With the DAC
Freescale Semiconductor Document Number: AN4978 Application Note Rev 0, 08/2014 Generating a Quick and Controlled Waveform With the DAC by: Arpita Agarwal 1 Overview This application note describes how
More informationFreescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their
S08 Highlighted Features Why Do I Need a Slave LIN Interface Controller (SLIC)? Design Challenges Slave synchronization Slave synchronizing to LIN messaging requires a cost versus resource trade-off. Your
More informationInterconnects, Memory, GPIO
Interconnects, Memory, GPIO Dr. Francesco Conti f.conti@unibo.it Slide contributions adapted from STMicroelectronics and from Dr. Michele Magno, others Processor vs. MCU Pipeline Harvard architecture Separate
More informationSPC560P50L3, SPC560P50L5 SPC560P44L3, SPC560P44L5
SPC560P50L3, SPC560P50L5 SPC560P44L3, SPC560P44L5 32-bit Power Architecture based MCU for chassis & safety applications Data brief Features Single issue, 32-bit CPU core complex (e200z0h) Compliant with
More informationIntroduction to ARM LPC2148 Microcontroller
Introduction to ARM LPC2148 Microcontroller Dr.R.Sundaramurthy Department of EIE Pondicherry Engineering College Features of LPC2148 in a Nut Shell CPU = ARM 7 Core Word Length = 32 Bit ROM = 512 KB RAM
More informationAVR Training Board-I. VLSI Design Lab., Konkuk Univ. LSI Design Lab
AVR Training Board-I V., Konkuk Univ. Tae Pyeong Kim What is microcontroller A microcontroller is a small, low-cost computeron-a-chip which usually includes: An 8 or 16 bit microprocessor (CPU). A small
More informationMask Set Errata for Mask 0N69H
Freescale Semiconductor MPC5607B_0N69H Mask Set Errata Rev 26th Feb 2014 Mask Set Errata for Mask 0N69H Introduction This report applies to mask 0N69H for these products: MPC5605B MPC5606B MPC5607B Erratum
More informationHello, and welcome to this presentation of the STM32L4 power controller. The STM32L4 s power management functions and all power modes will also be
Hello, and welcome to this presentation of the STM32L4 power controller. The STM32L4 s power management functions and all power modes will also be covered in this presentation. 1 Please note that this
More informationInfineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an
Microcontroller Basics MP2-1 week lecture topics 2 Microcontroller basics - Clock generation, PLL - Address space, addressing modes - Central Processing Unit (CPU) - General Purpose Input/Output (GPIO)
More informationVLSI Design Lab., Konkuk Univ. Yong Beom Cho LSI Design Lab
AVR Training Board-I V., Konkuk Univ. Yong Beom Cho ybcho@konkuk.ac.kr What is microcontroller A microcontroller is a small, low-cost computeron-a-chip which usually includes: An 8 or 16 bit microprocessor
More informationMPC5566 Microcontroller Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5566PB Rev. 1, 12/2007 MPC5566 Microcontroller Product Brief Designed for engine management and high-temperature industrial applications, the MPC5566
More informationAVR XMEGA TM. A New Reference for 8/16-bit Microcontrollers. Ingar Fredriksen AVR Product Marketing Director
AVR XMEGA TM A New Reference for 8/16-bit Microcontrollers Ingar Fredriksen AVR Product Marketing Director Kristian Saether AVR Product Marketing Manager Atmel AVR Success Through Innovation First Flash
More informationMask Set Errata for Mask 1M25V
Freescale Semiconductor MPC560XS_1M25V Mask Set Errata Rev 11 MAR 2015 Mask Set Errata for Mask 1M25V This report applies to mask 1M25V for these products: MPC560XS Errata ID Errata Title 4168 ADC: Abort
More informationS32 SDK for Power Architecture Release Notes Version EAR
S32 SDK for Power Architecture Release Notes Version 0.8.0 EAR 2017 NXP Contents 1. DESCRIPTION...3 2. SOFTWARE CONTENTS...4 3. DOCUMENTATION...4 4. EXAMPLES...5 5. SUPPORTED HARDWARE AND COMPATIBLE SOFTWARE...6
More information8. Power Management and Sleep Modes
8. Power Management and Sleep Modes 8.1 Features Power management for adjusting power consumption and functions Five sleep modes Idle Power down Power save Standby Extended standby Power reduction register
More informationAm186ER/Am188ER AMD continues 16-bit innovation
Am186ER/Am188ER AMD continues 16-bit innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Am186ER and Am188ER Am186 System Evolution 80C186 Based 3.37 MIP System Am186EM Based
More informationMPC5634M Microcontroller Datasheet
Freescale Semiconductor MPC5634M Rev. 9.2, 01/2015 MPC5634M Microcontroller Datasheet This is the MPC5634M Datasheet set consisting of the following files: MPC5634M Datasheet Addendum (MPC5634M_AD), Rev.
More informationKinetis KE1xF512 MCUs
NXP Semiconductors Document Number: KE1XF512PB Product Brief Rev. 1.1, 08/2016 Kinetis KE1xF512 MCUs Robust 5V MCUs with ADCs, FlexTimers, CAN and expanding memory integration in Kinetis E-series. Now
More informationMask Set Errata for Mask 3N86B
Freescale Semiconductor KINETIS_50MHZ_3N86B Mask Set Errata Rev 08 AUG 2013 Mask Set Errata for Mask 3N86B Introduction This report applies to mask 3N86B for these products: KINETIS_50MHZ Errata ID Errata
More informationTWR-KE18F User's Guide
NXP Semiconductors Document Number: TWRKE18FUG User's Guide Rev. 0, 09/2016 TWR-KE18F User's Guide 1. Introduction The NXP Tower development platform is a set of software and hardware tools for evaluation
More informationIntegrated Device Technology, Inc Stender Way, Santa Clara, CA Phone #: (408) Fax #: (408) Errata Notification
Integrated Device Technology, Inc. 2975 Stender Way, Santa Clara, CA - 95054 Phone #: (408) 727-6116 Fax #: (408) 727-2328 Errata Notification EN #: IEN01-02 Errata Revision #: 11/5/01 Issue Date: December
More informationC8051F700 Serial Peripheral Interface (SPI) Overview
C8051F700 Serial Peripheral Interface (SPI) Overview Agenda C8051F700 block diagram C8051F700 device features SPI operation overview SPI module overview Where to learn more 2 Introducing The C8051F700
More informationMPC5744P Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5744PPB Rev. 2, 06/2012 This document contains preview information on a new product that may be in a design phase or under development. Freescale
More informationCourse Introduction. Purpose: Objectives: Content: 27 pages 4 questions. Learning Time: 20 minutes
Course Introduction Purpose: This course provides an overview of the Direct Memory Access Controller and the Interrupt Controller on the SH-2 and SH-2A families of 32-bit RISC microcontrollers, which are
More informationTMS320C642x DSP Peripheral Component Interconnect (PCI) User's Guide
TMS320C642x DSP Peripheral Component Interconnect (PCI) User's Guide Literature Number: SPRUEN3C May 2010 2 Preface... 8 1 Introduction... 9 1.1 Purpose of the Peripheral... 9 1.2 Features... 9 1.3 Features
More informationMICROPROCESSOR BASED SYSTEM DESIGN
MICROPROCESSOR BASED SYSTEM DESIGN Lecture 5 Xmega 128 B1: Architecture MUHAMMAD AMIR YOUSAF VON NEUMAN ARCHITECTURE CPU Memory Execution unit ALU Registers Both data and instructions at the same system
More informationTEVATRON TECHNOLOGIES PVT. LTD Embedded! Robotics! IoT! VLSI Design! Projects! Technical Consultancy! Education! STEM! Software!
Summer Training 2016 Advance Embedded Systems Fast track of AVR and detailed working on STM32 ARM Processor with RTOS- Real Time Operating Systems Covering 1. Hands on Topics and Sessions Covered in Summer
More information1.2 Differences Overview
Application Note AN2394/D Rev. 1, 10/2003 Migrating from the MCF5272 to the MCF5282 Carlos Chavez Melissa Hunter TECD Applications This application note describes what designers and programmers should
More informationGetting Started With the Stellaris EK-LM4F120XL LaunchPad Workshop. Version 1.05
Getting Started With the Stellaris EK-LM4F120XL LaunchPad Workshop Version 1.05 Agenda Introduction to ARM Cortex Cortex -M4F M4F and Peripherals Code Composer Studio Introduction to StellarisWare, I iti
More informationMPC5644A Microcontroller Product Brief
Freescale Semiconductor Product Brief Document Number: MPC5644APB Rev. 5, 09/2010 This document contains preview information on a new product that may be in a design phase or under development. Freescale
More informationProduct Technical Brief S3C2440X Series Rev 2.0, Oct. 2003
Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003 S3C2440X is a derivative product of Samsung s S3C24XXX family of microprocessors for mobile communication market. The S3C2440X s main enhancement
More informationMAC57D5xx Start-Up Sequence
Freescale Semiconductor Document Number: AN5285 Application Note Rev. 0, 05/2016 MAC57D5xx Start-Up Sequence by: Manuel Rodriguez 1 Introduction The MAC57D5xx family is the next generation platform of
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationMC68HC908GR8A MC68HC908GR4A Data Sheet
MC68HC908GR8A MC68HC908GRA Data Sheet M68HC08 Microcontrollers MC68HC908GR8A Rev. 5 0/2007 freescale.com MC68HC908GR8A MC68HC908GRA Data Sheet To provide the most up-to-date information, the revision
More informationSPC560B40/50x, SPC560C40/50x Errata sheet
Errata sheet 32-bit MCU family built on the Power Architecture embedded category for automotive body electronics applications Introduction This errata sheet describes all the known functional and electrical
More informationSPC56xL70, SPC56xL64 Errata sheet
Errata sheet SPC56xL70, SPC56xL64 devices errata JTAG_ID = 0X0AEA_9041 Introduction This errata sheet describes all the functional and electrical problems known in the cut 2 of the SPC56xL70, SPC56xL64
More informationFreescale Semiconductor, I. SECTION 13 CAN 2.0B CONTROLLER MODULE (TouCAN)
nc. SECTION 13 CAN 2.0B CONTROLLER MODULE (TouCAN) This section is an overview of the TouCAN module. Refer to D.10 TouCAN Module for information concerning TouCAN address map and register structure. 13.1
More informationAN4749 Application note
Application note Managing low-power consumption on STM32F7 Series microcontrollers Introduction The STM32F7 Series microcontrollers embed a smart architecture taking advantage of the ST s ART- accelerator
More information1 Introduction. Freescale Semiconductor Application Note. Document Number: AN3584 Rev. 0, 5/2008
Freescale Semiconductor Application Note Document Number: AN3584 Rev. 0, 5/2008 MPC550 Family Low Power Features by: Christopher Platt and Carl Culshaw Applications Engineering Microcontroller Division
More informationClock and Fuses. Prof. Prabhat Ranjan Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar
Clock and Fuses Prof. Prabhat Ranjan Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar Reference WHY YOU NEED A CLOCK SOURCE - COLIN O FLYNN avrfreaks.net http://en.wikibooks.org/wiki/atmel_avr
More informationPower Consumption and Measurement of i.mx RT1020
NXP Semiconductors Document Number: AN12204 Application Note Rev. 0, 06/2018 Consumption and Measurement of i.mx RT1020 1. Introduction This document discusses about the power consumption of i.mx RT1020.
More informationES_LPC2468. Errata sheet LPC2468. Document information
Rev. 11.1 1 July 2012 Errata sheet Document information Info Keywords Abstract Content LPC2468FBD208; LPC2468FET208, LPC2468 errata This errata sheet describes both the known functional problems and any
More informationMask Set Errata for Mask REV0
Freescale Semiconductor MPC5566_REV0 Mask Set Errata Rev. 30 APR 2013 Mask Set Errata for Mask REV0 Introduction This report applies to mask REV0 for these products: MPC5566 ID before 15 MAY 2008 ID from
More informationAN5123 Application note
Application note STSPIN32F0A - bootloader and USART protocol Introduction Cristiana Scaramel The STSPIN32F0A is a system-in-package providing an integrated solution suitable for driving three-phase BLDC
More informationThis manual provides information for the final user application developer on how to use SPC57S-Discovery microcontroller evaluation board.
User manual SPC570S-DISP: Discovery+ Evaluation Board Introduction This manual provides information for the final user application developer on how to use SPC57S-Discovery microcontroller evaluation board.
More informationObjective: Additional project details: Code: PSEMBP 100 Category:STEM Level: High School/Community C.
Objective: At the end of this session, you will have a fair understanding of - Z8 Encore! language tools including C compiler, assembler, linker/locator, and librarian - Instruction set simulator and disassembler
More information3. The MC6802 MICROPROCESSOR
3. The MC6802 MICROPROCESSOR This chapter provides hardware detail on the Motorola MC6802 microprocessor to enable the reader to use of this microprocessor. It is important to learn the operation and interfacing
More information