Computer Organization and Technology Processor and System Structures

Size: px
Start display at page:

Download "Computer Organization and Technology Processor and System Structures"

Transcription

1 Computer Organization and Technology Processor and System Structures Assoc. Prof. Dr. Wattanapong Kurdthongmee Division of Computer Engineering, School of Engineering and Resources, Walailak University

2 Introduction Computer was built on death and taxes. If it wasn t the military figuring out how to kill people, it was another part of government figuring out how to count their money.

3 Types of Computer Systems A modern-day computer system can be classified as a supercomputer: Embedded computers: largest class/span the widest range of applications and performance. Smartphone/Tablet a large-scale machine (or a mainframe) a minicomputer, or a microcomputer. Other combination of these four major categories. The distinctions are becoming blurred with: advances in hardware technology. Architectural features found in supercomputers and large scale machines eventually appear in mini- and microcomputer systems.

4 Instruction Set Instruction set: The selection of a set of instructions the application for which the machine is intended. For general-purpose data processing the basic arithmetic and logic operations must be included in the instruction set. To be suitable for both scientific and business-oriented processing the IBM 370 have separate instructions for binary and decimal (BCD) arithmetic. In general, an instruction set can be classified according to the type of operand used by each instruction. The operand is located in: A register of processor or I/O module, In a memory location.

5 Instruction Set Instruction set (cont d): Each low-level instruction or machine code must contain the information required by the CPU for execution. These elements are all required information: Operand code/opcode: operation to be performed in binary code. Source operand reference: may involve one or more source operands (input for the operation). Result operand reference: may produce a result. Next instruction reference: tells the CPU where to fetch the next instruction after the execution of this instruction. Source and result operands can be in one of three areas: Main/Virtual Memory CPU register I/O device

6 Instruction Set Instruction Fetch Operand Fetch Operand Store Multiple Operands Multiple Results Instruction Address Calculation Instruction Operation Decoding Operand Address Calculation Data Operation Operand Address Calculation Instruction Complete, Fetch Next Instruction Return for String or Vector Data Instruction Cycle State Diagram

7 Instruction Set Today s computers are built from 2 key principles: Instructions are represented as numbers. Programs are stored in memory to be read/written, just like numbers. These principles lead to the stored-program concept: A computer that performs accounting to become a computer that helps an author write a book. By loading memory with programs and data and telling the computer to begin executing at a given location. Memory can contain: the source code for an editor program, the corresponding compiled machine code (binary numbers), the text that the compiled program is using, and even the compiler that generated the machine code.

8 Instruction Set The stored-program concept Account Program (machine code) Editor Program (machine code) Processor C-Compiler (machine code) Payroll data Book text Memory

9 Instruction Set 4 Bits 6 Bits 6 Bits Opcode Operand Reference Operand Reference 16 Bits Instruction set: Within the computer, each instruction is represented by a sequence of bits. The instruction is divided into fields, corresponding to the elements of the instruction. Example below shows an instruction format: During execution, an instruction is read into an instruction register (IR) in the CPU. The data from the various field is extracted to perform the required operation

10 Instruction Set Consider the following example of 51XA s ADD instructions ADD Rd,#data d d d d #data8 ADD R10,#12h = ADD Rd,#data d d d d upper 8 bits of #data16 lower 8 bits of #data16 ADD R10,#1234h =

11 Instruction Set Consider the following example of 51XA s ADD instructions ADD [Rd],#data d d d #data8 ADD [R7],#89h = ADD [Rd],#data d d d upper 8 bits of #data16 lower 8 bits of #data16 ADD [R5],#8765h =

12 Instruction Set Consider the following example of 51XA s SUB instructions SUB Rd,#data d d d d #data8 SUB R10,#12h = SUB Rd,#data d d d d upper 8 bits of #data16 lower 8 bits of #data16 SUB R10,#1234h =

13 Instruction Set Consider the following example of 51XA s SUB instructions SUB [Rd],#data8 = Subtract at address of Rd d d d #data8 SUB [R7],#89h = SUB [Rd],#data d d d upper 8 bits of #data16 lower 8 bits of #data16 SUB [R5],#8765h =

14 Instruction Set The following 51XA s assembly codes demonstrate variety of instructions. CALL CLEAR CLEAR: MOV R0,#00H MOV R1,#2000H LOOP: MOVX [R1],R0 ADD R1,#01 ADD R0,#01 CJNE R1,#2010H,LOOP RET OpCode Result Operand Source Operand Next Instruction Reference

15 Instruction Set-Quiz Decode the following instructions Are the following instructions valid with respect to the 51XA s instruction template? Why?

16 Instruction Set Instruction set: The typical classes of instructions are: Memory-to-memory instructions: MOV [R0],[R1+] Memory-to-register instructions: MOV [R0],R1 Register-reference functions: MOV [R0],R1L Memory-reference functions: MOVX [R0],R1L Control functions (branch, halt): CJNE R0,#10H,LOOP Input/Output instructions: MOVX [R0],R1L Macroinstructions The complexity of the control unit increases as the number of instructions in the instruction set increases. A CPU with large instruction sets and powerful instructions (very high level of hardware complexity) is called a complex instruction set computers (CISC).

17 Instruction Set A conclusion from a study of application programs only a small set of instructions in a large instruction set are used frequently a small instruction set with the most often used instructions would serve equally well while limiting the hardware complexity. This has had a great effect on processor architectures because the silicon area on an IC chip saved by using a small instruction set can be used to implement more powerful hardware operators and greater word lengths. Reduced Instruction Set Computers (RISC)

18 Instruction Set Instruction Length: The length of an instruction is a function of the number of addresses in the instruction. a certain number of bits are needed for the opcode register references do not require a large number of bits memory references consume the major portion of an instruction. Memory references and memory-to-memory instructions will be longer than the other types of instructions. Variable-length format: conserve the amount of program memory but increases the complexity of the control unit. The number of memory addresses in an instruction dictates the speed of execution of instructions The longer the instruction, the longer the number of fetch cycle to retrieve the complete instruction.

19 Instruction Set For memory access instructions During execution, each memory address needs to be read/write Slower operation than a register transfer. To reduce the execution time: minimize the number of addresses in the instruction. Based on the number of addresses (operands), instruction organization can be: three-address, two-address, one-address and zero-address. Three-address machine: Examples ADD A, B, C M[C] M[A] + M[B] DIV A, B, C M[C] M[A] / M[B]

20 Instruction Set Two-address machine: Examples ADD A, B DIV A, B One-address machine: Examples ADD A DIV A M[B] M[A] + M[B] M[B] M[A] / M[B] ACC ACC + M[A] ACC ACC / M[A] Where ACC is an accumulator or any other register implied by the instruction. Zero-address machine: Examples ADD MPY The second operand is lost after the operation. SL SL + TL, POP SL SL * TL, POP

21 Instruction Set Assuming n bits for an address representation and m bits for the opcode, the instruction lengths in the above four organizations are: Three-address: m + 3n bits Two-address: m + 2n bits One-address: m + n bits Zero-address: m bits Question: If A, B, C, D and F are memory locations which contain integer values, how many cycles are needed to calculate the function F = A B + C D? Assume further that the result in F can be fitted in that memory location. These results are used in the selection of instruction sets and instruction formats and comparison of processor architecture.

22 Instruction Set Three-address Length FETCH EXECUTE MPY A, B, A MPY C, D, C 3(m + 3n) ADD A, C, F Two-address Length FETCH EXECUTE MPY B,A MPY D, C ADD C, A 5(m + 2n) SUB F, F ADD A, F

23 Instruction Set One-address Length FETCH EXECUTE LOAD A MPY B STORE F LOAD C 7(m + n) MPY D ADD F STORE F

24 Instruction Set Zero-address Length FETCH EXECUTE LOAD A LOAD B MPY LOAD C 3m + 5(m + n) LOAD D MPY ADD STORE F

25 Types of Operations Types of Operations: The number of different opcodes varies widely from machine to machine. Th same general types of operations are found on all machines. A useful and typical categorization is the following: Data transfer Arithmetic Logical Conversion Input/output System control Transfer of control

26 Types of Operations Types of Operations: Data transfer Operation Name Move (transfer) Store Load (fetch) Exchange Clear (reset) Set Push Pop Description Transfer data from source to destination Transfer data from processor to memory Transfer data from memory to processor Swap contents of source and destination Transfer data of 0s to destination Transfer data of 1s to destination Transfer data from source to top of stack Transfer data from top of stack to destination

27 Types of Operations Types of Operations: Arithmetic Operation Name Add Subtract Multiply Divide Absolute Negate Increment Decrement Description Compute sum of two operands Compute difference of two operands Compute product of two operands Compute quotient of two operands Replace operand by its absolute value Change sign of operand Add 1 to operand Subtract 1 from operand

28 Types of Operations Operation Name And Or Not (complement) Exclusive-Or Test Compare Set control variables Shift Types of Operations: Logical Rotate Description Perform logical AND Perform logical OR Perform logical NOT Perform logical XOR Test condition and set appropriate flag(s) Make logical and arithmetic comp. of 2 or more operand and set appropriate flag(s) Class of instructions to set controls for protection purposes, interrupt handling, timer control, etc. Left/right shift operand Wrap around left/right shift

29 Types of Operations Types of Operations: Transfer of Control Operation Name Description Jump Jump to subroutine Return Execute Skip Skip conditional Halt Wait No operation Conditional/unconditional transfer. Load PC with specified address or do nothing (for condition) Place current PC in known location, jump to specified address Replace contents of PC and other register from known location Fetch operand from specified location and execute as instruction; do not modify PC Increment PC to skip next instruction Test specified condition; either skip or do nothing based on condition Stop program execution Stop execution, test cond repeatedly and resume when true No operation is performed but program exec cont.

30 Types of Operations Types of Operations: Input/Output Operation Name Input (read) Output (write) Start I/O Test I/O Description Transfer data from specified I/O port or device to destination Transfer data from specified source to I/O port or device Transfer instruction to I/O processor to initiate I/O operation Transfer status information from I/O system to specified destination

31 Types of Operations Types of Operations:Conversion Operation Name Translate Convert Description Translate values in a section of memory based on a table of correspondences Convert the contents of a word from one form to another

32 CPU actions for various Types of Operations Type of Operation Data Transfer Actions Transfer data from one location to another If memory is involved: Determine memory address, Perform virtual to actual memory address transformation Check cache Initial memory read/write Arithmetic/Logical May involve data transfer, before and/or after Perform function in ALU Set condition codes and flags Conversion Transfer of Control I/O Similar to arithmetic and logical. May involve special logic to perform conversion Update program counter. For subroutine call/return, manage parameter passing and linkage Issue command to I/O module If memory-mapped I/O, determine memory-mapped address

33 Addressing The address field or fields in a typical instruction format are relative small. Question: How to be able to refer to a large range of memory? Answer: A variety of addressing techniques have been employed. Different addressing techniques can handle difference amount of address difference flexibility in referring to memory. The most common addressing techniques are: Immediate Direct Indirect Register Register indirect Displacement Stack

34 Addressing Immediate addressing mode: The simplest addressing mode, operand is actually present in the instruction. Example: MOV A,#23H Benefit: no memory reference is required to fetch in order to get the operand. Drawback: the size of variables to be used is limited. Instruction Operand

35 Addressing Direct addressing mode: Another simple form of addressing The same drawback as the immediate addressing mode. The address field contains the effective (actual) address of the operand. Example: MOV R1,1234H Instruction A Memory Direct addressing mode Operand

36 Addressing Indirect addressing mode: From the limitation of the direct addressing mode: the address field is usually less than the word length (this limits the address range). This mode sorts out the limitation by indirectly refer to address of an operand. Example: MOV R0,[1234H] or MOV Instruction Memory Indirect addressing mode A Operand

37 Addressing Register addressing mode: Similar to direct addressing mode. The difference is: the address field refers to a register rather than a main memory address. The amount of addresses referrable is limited but this is an effecttive way to refer to limited register space. Example: MOV R0,R1 Instruction R Register Register addressing mode Operand

38 Addressing Register indirect addressing mode: Uses register to refer to an operand which is stored in memory space. Similar to indirect addressing mode. Example: MOV A,[R1] Try to differentiate between these two addressing modes. Instruction R Register Memory Register indirect addressing mode Operand

39 Addressing Displacement addressing mode: Combines the capabilities of direct and register indirect addressing. Two address fields within the instruction. One address, A,is used directly, the other address refers to a register whose contents are added to A to produce the actual address. Instruction R A Memory Register + Operand

40 Addressing Stack addressing mode: This mode is similar to register indirect addressing mode. Instruction Implicitly refer to stack Top of Stack Register

41 Summary of Addressing Modes Addressing mode Operand field Register-file contents Memory contents Immediate Data Register-direct Register address Data Register indirect Register address Memory address Data Direct Memory address Data Indirect Memory address Memory address Data

42 CPU Structure and Function Followings are the internal operations of CPUs in general: Fetch instruction: The CPU reads an instruction from memory. Interprete instruction: The instruction is decoded to determine what action is required. Fetch data: The execution of an instruction may require reading data from memory or an I/O module. Process data: The execution of an instruction may require performing some arithmetic or logical operation on data. Write data: The results of an execution may require writing data to memory or an I/O module. In general, there are two major components of the CPU: arithmetic logic unit (ALU): compute/process data control unit (CU): controls the movement of data in/out

43 CPU Structure and Function Normally, data are processed within an element of the CPU called register which is a kind of temporary memory. Registers System Bus ALU CPU Control Unit Control Bus Data Bus Address Bus

44 CPU Structure and Function Consider the components and organizations between all of them within the CPU. Arithmetic and Logic Unit Status flag Shifter Complementer Arithmetic and Boolean Unit Internal CPU Bus Registers Control Paths Control Unit

45 CPU Structure and Function The registers in the CPU serve two functions: User visible registers: These registers are visible to programmers. It is possible to optimize registers usage within assembly programs. Control and status registers: These registers are used by the control unit to control the operation of the CPU. The following diagram illustrates two type of registers, classified by mean of their function, together with their members: User Visible Control and Status General-Purpose Registers Data Registers Address Registers (stack pointer) Condition Codes (flag) Program Counter (PC) Instruction Register (IR) Memory Address Registers (MAR) Memory Buffer Registers (MBR)

46 CPU Structure and Function Apart from the previous set of registers, all CPUs also include a register/set of registers called the program status word (PSW) that keeps current CPU s status information. PSW Sign: Keeps the sign bit of the result from the last arithmetic operation. Zero: Set when the result is 0. Carry: Set when the operation requires a borrow or if the result of the operation causes a carry. Equal: Set if a logical compare result is equality. Overflow: Used to indicate arithmetic overflow. Interrupt enable/disable: Used to enable/disable interrupt. Supervisor: Indicates a current CPU mode of operation: supervisor/user.

47 CPU Structure and Function A number of factor go into the design of the control and status register organization: Operating system support: Some kinds of control information might be specific to the operating system. If the CPU designer has a functional understanding of the OS to be used, then the register organization can be adapted/extended to fully support the OS. Consider Transmeta s CRUSOE. Allocation of control information between registers and memory: The trade-off of cost versus speed must be considered.

48 Instruction Pipelining Many approaches to increase computer s performance: utilize faster circuitry Use cache to hold parts of data/program in fast access memory use many registers to process data instead of using only an accumulator. another approach to achieve greater performance = Instruction pipelining. Pipelining: The operation of CPU generally consists of two stages: fetch and execute instruction. During execution, main memory is not being accessed. This time can be used to fetch the next instruction in advance and store it. The instruction is executed once the execution unit is available.

49 Instruction Pipelining The following diagram shows two-stage instruction pipeline. Instruction Fetch Instruction Execute Result Wait New Address Wait Instruction Fetch Instruction Execute Result Discard

50 Instruction Pipelining Non-pipelined Pipelined non-pipelined dish cleaning Time pipelined dish cleaning Time Fetch-instr. Decode Fetch ops Pipelined Execute Store res. Instruction pipelined instruction execution Time

51 Instruction Pipelining The process will speed up the instruction execution: If the fetch and execution stages are of equal duration. In reality, the execution stage takes longer time to finish its job. This makes the fetch stage to wait for some time. It is OK for linear program. if branch instruction is encountered, the execution stage must supply the next location to fetch instruction. This also takes time. The second drawback can be reduced by guessing. When a conditional branch instruction is passed on from the fetch to the execution stage, the fetch stage fetches the next instruction after the branch instruction. This instruction is discarded if the branch is not taken and a new instruction is fetched.

52 Instruction Pipelining Although, some factors reduce the potential effectiveness of the two-stage pipeline, some speedup occurs. To gain further speedup, the pipeline must have more stages. It is reported that by increasing the number of pipeline stages to 6- stage can reduce the execution time for 9-instructions from 54 to 14 time units. Pipelining still suffers from the conditional branch instruction; i.e. CMP R0,R1 BLT LABEL1 BEQ LABEL2 BGT LABEL3 Many approaches have been used to minimize this effect:

53 Instruction Pipelining A variety of approaches have been taken for dealing with conditional branches: Multiple streams: Use two pipelines to hold address of the next instruction. Prefetch branch target: When a conditional branch is recognized, the target address of the branch is prefetched, in addition to the instruction following the branch. Loop buffer: This is a small/high speed memory which contains the n most recently fetched instructions in sequence. This is used to supply the branch target without needing to directly fetch from memory. Branch prediction: There are many approaches to predict the target address of branch address; i.e. keep all taken branches in branch history table. Delayed branch: By rearranging instructions within a program.

CPU Structure and Function

CPU Structure and Function CPU Structure and Function Chapter 12 Lesson 17 Slide 1/36 Processor Organization CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data Lesson 17 Slide 2/36 CPU With Systems

More information

UNIT-II. Part-2: CENTRAL PROCESSING UNIT

UNIT-II. Part-2: CENTRAL PROCESSING UNIT Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:

More information

Computer Organization CS 206 T Lec# 2: Instruction Sets

Computer Organization CS 206 T Lec# 2: Instruction Sets Computer Organization CS 206 T Lec# 2: Instruction Sets Topics What is an instruction set Elements of instruction Instruction Format Instruction types Types of operations Types of operand Addressing mode

More information

William Stallings Computer Organization and Architecture. Chapter 11 CPU Structure and Function

William Stallings Computer Organization and Architecture. Chapter 11 CPU Structure and Function William Stallings Computer Organization and Architecture Chapter 11 CPU Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data Registers

More information

CPU Structure and Function

CPU Structure and Function Computer Architecture Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com http://www.yildiz.edu.tr/~naydin CPU Structure and Function 1 2 CPU Structure Registers

More information

William Stallings Computer Organization and Architecture

William Stallings Computer Organization and Architecture William Stallings Computer Organization and Architecture Chapter 11 CPU Structure and Function Rev. 3.2.1 (2005-06) by Enrico Nardelli 11-1 CPU Functions CPU must: Fetch instructions Decode instructions

More information

Instruction Sets: Characteristics and Functions Addressing Modes

Instruction Sets: Characteristics and Functions Addressing Modes Instruction Sets: Characteristics and Functions Addressing Modes Chapters 10 and 11, William Stallings Computer Organization and Architecture 7 th Edition What is an Instruction Set? The complete collection

More information

COMPUTER ORGANIZATION & ARCHITECTURE

COMPUTER ORGANIZATION & ARCHITECTURE COMPUTER ORGANIZATION & ARCHITECTURE Instructions Sets Architecture Lesson 5a 1 What are Instruction Sets The complete collection of instructions that are understood by a CPU Can be considered as a functional

More information

ASSEMBLY LANGUAGE MACHINE ORGANIZATION

ASSEMBLY LANGUAGE MACHINE ORGANIZATION ASSEMBLY LANGUAGE MACHINE ORGANIZATION CHAPTER 3 1 Sub-topics The topic will cover: Microprocessor architecture CPU processing methods Pipelining Superscalar RISC Multiprocessing Instruction Cycle Instruction

More information

8051 Overview and Instruction Set

8051 Overview and Instruction Set 8051 Overview and Instruction Set Curtis A. Nelson Engr 355 1 Microprocessors vs. Microcontrollers Microprocessors are single-chip CPUs used in microcomputers Microcontrollers and microprocessors are different

More information

CPU Structure and Function. Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition

CPU Structure and Function. Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition CPU Structure and Function Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition CPU must: CPU Function Fetch instructions Interpret/decode instructions Fetch data Process data

More information

UNIT- 5. Chapter 12 Processor Structure and Function

UNIT- 5. Chapter 12 Processor Structure and Function UNIT- 5 Chapter 12 Processor Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data CPU With Systems Bus CPU Internal Structure Registers

More information

Digital System Design Using Verilog. - Processing Unit Design

Digital System Design Using Verilog. - Processing Unit Design Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register

More information

Chapter 12. CPU Structure and Function. Yonsei University

Chapter 12. CPU Structure and Function. Yonsei University Chapter 12 CPU Structure and Function Contents Processor organization Register organization Instruction cycle Instruction pipelining The Pentium processor The PowerPC processor 12-2 CPU Structures Processor

More information

The von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store.

The von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store. IT 3123 Hardware and Software Concepts February 11 and Memory II Copyright 2005 by Bob Brown The von Neumann Architecture 00 01 02 03 PC IR Control Unit Command Memory ALU 96 97 98 99 Notice: This session

More information

Computer System Architecture

Computer System Architecture CSC 203 1.5 Computer System Architecture Department of Statistics and Computer Science University of Sri Jayewardenepura Addressing 2 Addressing Subject of specifying where the operands (addresses) are

More information

Processing Unit CS206T

Processing Unit CS206T Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct

More information

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015 Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html

More information

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller of 8085 microprocessor 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration 8-bit

More information

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: The CPU and Memory How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: 1 Registers A register is a permanent storage location within

More information

DC57 COMPUTER ORGANIZATION JUNE 2013

DC57 COMPUTER ORGANIZATION JUNE 2013 Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.

More information

William Stallings Computer Organization and Architecture 8 th Edition. Chapter 12 Processor Structure and Function

William Stallings Computer Organization and Architecture 8 th Edition. Chapter 12 Processor Structure and Function William Stallings Computer Organization and Architecture 8 th Edition Chapter 12 Processor Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data

More information

TYPES OF INTERRUPTS: -

TYPES OF INTERRUPTS: - There are 3 types of interrupts. TYPES OF INTERRUPTS: - External Interrupts. Internal Interrupts. Software interrupts. Hardware Interrupts (1) External interrupts come from I/O devices, from a timing device

More information

Module 5 - CPU Design

Module 5 - CPU Design Module 5 - CPU Design Lecture 1 - Introduction to CPU The operation or task that must perform by CPU is: Fetch Instruction: The CPU reads an instruction from memory. Interpret Instruction: The instruction

More information

Author : Dalbir Singh, Computer Science Deptt. CPU Structure and Functions. 1. Processor Organization

Author : Dalbir Singh, Computer Science Deptt. CPU Structure and Functions. 1. Processor Organization Author : Dalbir Singh, Computer Science Deptt. CPU Structure and Functions 1. Processor Organization To understand the organization of the CPU, let us consider the requirements placed on the CPU, the things

More information

Assembly Language Programming of 8085

Assembly Language Programming of 8085 Assembly Language Programming of 8085 Topics 1. Introduction 2. Programming model of 8085 3. Instruction set of 8085 4. Example Programs 5. Addressing modes of 8085 6. Instruction & Data Formats of 8085

More information

Chapter 14 - Processor Structure and Function

Chapter 14 - Processor Structure and Function Chapter 14 - Processor Structure and Function Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 14 - Processor Structure and Function 1 / 94 Table of Contents I 1 Processor Organization

More information

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015 Advanced Parallel Architecture Lesson 3 Annalisa Massini - Von Neumann Architecture 2 Two lessons Summary of the traditional computer architecture Von Neumann architecture http://williamstallings.com/coa/coa7e.html

More information

Computer Organization

Computer Organization Computer Organization (Instruction set Architecture & Assembly Language Programming) KR Chowdhary Professor & Head Email: kr.chowdhary@gmail.com webpage: krchowdhary.com Department of Computer Science

More information

CSIS1120A. 10. Instruction Set & Addressing Mode. CSIS1120A 10. Instruction Set & Addressing Mode 1

CSIS1120A. 10. Instruction Set & Addressing Mode. CSIS1120A 10. Instruction Set & Addressing Mode 1 CSIS1120A 10. Instruction Set & Addressing Mode CSIS1120A 10. Instruction Set & Addressing Mode 1 Elements of a Machine Instruction Operation Code specifies the operation to be performed, e.g. ADD, SUB

More information

Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples.

Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples. MICROCONTROLLERS AND APPLICATIONS 1 Module 2 Module-2 Contents: Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples. MEMORY

More information

CHAPTER 8: Central Processing Unit (CPU)

CHAPTER 8: Central Processing Unit (CPU) CS 224: Computer Organization S.KHABET CHAPTER 8: Central Processing Unit (CPU) Outline Introduction General Register Organization Stack Organization Instruction Formats Addressing Modes 1 Major Components

More information

Main Points of the Computer Organization and System Software Module

Main Points of the Computer Organization and System Software Module Main Points of the Computer Organization and System Software Module You can find below the topics we have covered during the COSS module. Reading the relevant parts of the textbooks is essential for a

More information

Grundlagen Microcontroller Processor Core. Günther Gridling Bettina Weiss

Grundlagen Microcontroller Processor Core. Günther Gridling Bettina Weiss Grundlagen Microcontroller Processor Core Günther Gridling Bettina Weiss 1 Processor Core Architecture Instruction Set Lecture Overview 2 Processor Core Architecture Computes things > ALU (Arithmetic Logic

More information

COS 140: Foundations of Computer Science

COS 140: Foundations of Computer Science COS 140: Foundations of Computer Science CPU Organization and Assembly Language Fall 2018 CPU 3 Components of the CPU..................................................... 4 Registers................................................................

More information

Microcomputer Architecture and Programming

Microcomputer Architecture and Programming IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller

More information

Class Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2

Class Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2 Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats

More information

Microcontroller Intel [Instruction Set]

Microcontroller Intel [Instruction Set] Microcontroller Intel 8051 [Instruction Set] Structure of Assembly Language [ label: ] mnemonic [operands] [ ;comment ] Example: MOV R1, #25H ; load data 25H into R1 2 8051 Assembly Language Registers

More information

CSE 410. Operating Systems

CSE 410. Operating Systems CSE 410 Operating Systems Handout: syllabus 1 Today s Lecture Course organization Computing environment Overview of course topics 2 Course Organization Course website http://www.cse.msu.edu/~cse410/ Syllabus

More information

UNIT 2 PROCESSORS ORGANIZATION CONT.

UNIT 2 PROCESSORS ORGANIZATION CONT. UNIT 2 PROCESSORS ORGANIZATION CONT. Types of Operand Addresses Numbers Integer/floating point Characters ASCII etc. Logical Data Bits or flags x86 Data Types Operands in 8 bit -Byte 16 bit- word 32 bit-

More information

William Stallings Computer Organization and Architecture

William Stallings Computer Organization and Architecture William Stallings Computer Organization and Architecture Chapter 16 Control Unit Operations Rev. 3.2 (2009-10) by Enrico Nardelli 16-1 Execution of the Instruction Cycle It has many elementary phases,

More information

INTRODUCTION TO MICROPROCESSORS

INTRODUCTION TO MICROPROCESSORS INTRODUCTION TO MICROPROCESSORS Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu January 7, 2016 Richa Upadhyay Prabhu (MPSTME) INTRODUCTION January 7, 2016 1 / 63 Course Design Prerequisite:

More information

Introduction. 3 major parts of CPU : Fig Design Examples of simple CPU. In this chapter : Chap. 8. Chap. 8 Central Processing Unit

Introduction. 3 major parts of CPU : Fig Design Examples of simple CPU. In this chapter : Chap. 8. Chap. 8 Central Processing Unit Central Processing Unit 8-1 Introduction 3 major parts of CPU : Fig. 8-1 1) Register Set 2) ALU 3) Control Design Examples of simple CPU Hardwired Control : Chap. 5 Microprogrammed Control : Chap. 7 In

More information

9/25/ Software & Hardware Architecture

9/25/ Software & Hardware Architecture 8086 Software & Hardware Architecture 1 INTRODUCTION It is a multipurpose programmable clock drive register based integrated electronic device, that reads binary instructions from a storage device called

More information

Lecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit

Lecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit Lecture1: introduction Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit 1 1. History overview Computer systems have conventionally

More information

Programming of 8085 microprocessor and 8051 micro controller Study material

Programming of 8085 microprocessor and 8051 micro controller Study material 8085 Demo Programs Now, let us take a look at some program demonstrations using the above instructions Adding Two 8-bit Numbers Write a program to add data at 3005H & 3006H memory location and store the

More information

Chapter 7 Central Processor Unit (S08CPUV2)

Chapter 7 Central Processor Unit (S08CPUV2) Chapter 7 Central Processor Unit (S08CPUV2) 7.1 Introduction This section provides summary information about the registers, addressing modes, and instruction set of the CPU of the HCS08 Family. For a more

More information

What Are The Main Differences Between Program Counter Pc And Instruction Register Ir

What Are The Main Differences Between Program Counter Pc And Instruction Register Ir What Are The Main Differences Between Program Counter Pc And Instruction Register Ir and register-based instructions - Anatomy on a CPU - Program Counter (PC): holds memory address of next instruction

More information

Computer Architecture

Computer Architecture Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two

More information

ISA and RISCV. CASS 2018 Lavanya Ramapantulu

ISA and RISCV. CASS 2018 Lavanya Ramapantulu ISA and RISCV CASS 2018 Lavanya Ramapantulu Program Program =?? Algorithm + Data Structures Niklaus Wirth Program (Abstraction) of processor/hardware that executes 3-Jul-18 CASS18 - ISA and RISCV 2 Program

More information

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University Chapter 5. Computer Architecture Organization and Design Computer System Architecture Database Lab, SANGJI University Computer Architecture Organization and Design Instruction Codes Computer Registers

More information

Assembly Language Programming of 8085

Assembly Language Programming of 8085 Assembly Language Programming of 8085 1. Introduction A microprocessor executes instructions given by the user Instructions should be in a language known to the microprocessor Microprocessor understands

More information

Computer Organisation CS303

Computer Organisation CS303 Computer Organisation CS303 Module Period Assignments 1 Day 1 to Day 6 1. Write a program to evaluate the arithmetic statement: X=(A-B + C * (D * E-F))/G + H*K a. Using a general register computer with

More information

PESIT Bangalore South Campus

PESIT Bangalore South Campus INTERNAL ASSESSMENT TEST I Date: 30/08/2017 Max Marks: 40 Subject & Code: Computer Organization 15CS34 Semester: III (A & B) Name of the faculty: Mrs.Sharmila Banu.A Time: 8.30 am 10.00 am Answer any FIVE

More information

Fig: Computer memory with Program, data, and Stack. Blog - NEC (Autonomous) 1

Fig: Computer memory with Program, data, and Stack. Blog -   NEC (Autonomous) 1 Central Processing Unit 1. Stack Organization A useful feature that is included in the CPU of most computers is a stack or last in, first out (LIFO) list. A stack is a storage device that stores information

More information

Introduction to Computers - Chapter 4

Introduction to Computers - Chapter 4 Introduction to Computers - Chapter 4 Since the invention of the transistor and the first digital computer of the 1940s, computers have been increasing in complexity and performance; however, their overall

More information

Segment 1A. Introduction to Microcomputer and Microprocessor

Segment 1A. Introduction to Microcomputer and Microprocessor Segment 1A Introduction to Microcomputer and Microprocessor 1.1 General Architecture of a Microcomputer System: The term microcomputer is generally synonymous with personal computer, or a computer that

More information

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman Microprocessors 1 The 8051 Instruction Set Microprocessors 1 1 Instruction Groups The 8051 has 255 instructions Every 8-bit opcode from 00 to FF is used except for A5. The instructions are grouped into

More information

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes

More information

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER OBJECT: EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER To understand the structure and operating instruction of the microprocessor trainer. INTRODUCTION: The MKT 8085 is a single-board microcomputer,

More information

Contents 8051 Instruction Set BY D. BALAKRISHNA, Research Assistant, IIIT-H Chapter I : Control Transfer Instructions Lesson (a): Loop Lesson (b): Jump (i) Conditional Lesson (c): Lesson (d): Lesson (e):

More information

UNIT V: CENTRAL PROCESSING UNIT

UNIT V: CENTRAL PROCESSING UNIT UNIT V: CENTRAL PROCESSING UNIT Agenda Basic Instruc1on Cycle & Sets Addressing Instruc1on Format Processor Organiza1on Register Organiza1on Pipeline Processors Instruc1on Pipelining Co-Processors RISC

More information

Instruction Set II. COMP 212 Computer Organization & Architecture. COMP 212 Fall Lecture 7. Instruction Set. Quiz. What is an Instruction Set?

Instruction Set II. COMP 212 Computer Organization & Architecture. COMP 212 Fall Lecture 7. Instruction Set. Quiz. What is an Instruction Set? COMP 212 Computer Organization & Architecture Quiz COMP 212 Fall 2008 Lecture 7 Fill in your student number only, do NOT write down your name Open book, but NO calculator, NO discussions, Relax and have

More information

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in

More information

EC-801 Advanced Computer Architecture

EC-801 Advanced Computer Architecture EC-801 Advanced Computer Architecture Lecture 5 Instruction Set Architecture I Dr Hashim Ali Fall 2018 Department of Computer Science and Engineering HITEC University Taxila!1 Instruction Set Architecture

More information

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING Instructions Alphabetical List of Instructions ACALL: Absolute Call ADD, ADDC: Add Accumulator (With Carry) AJMP: Absolute Jump ANL: Bitwise AND CJNE: Compare

More information

Chapter 3 : Control Unit

Chapter 3 : Control Unit 3.1 Control Memory Chapter 3 Control Unit The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional

More information

CHAPTER 5 A Closer Look at Instruction Set Architectures

CHAPTER 5 A Closer Look at Instruction Set Architectures CHAPTER 5 A Closer Look at Instruction Set Architectures 5.1 Introduction 199 5.2 Instruction Formats 199 5.2.1 Design Decisions for Instruction Sets 200 5.2.2 Little versus Big Endian 201 5.2.3 Internal

More information

Assembly Language Design

Assembly Language Design Assembly Language Design Instruction Set 1. Data Movement 2. Arithmetic 3. Logical 4. Conversion 5. Program Control 6. System Control Syntax & System Characteristics 1. Assembly Directives 2. Constants

More information

Chapter 2 Instruction Set Architecture

Chapter 2 Instruction Set Architecture Chapter 2 Instruction Set Architecture Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge of mathematics, science and engineering

More information

Latches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter

Latches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter IT 3123 Hardware and Software Concepts Notice: This session is being recorded. CPU and Memory June 11 Copyright 2005 by Bob Brown Latches Can store one bit of data Can be ganged together to store more

More information

Processor Structure and Function

Processor Structure and Function WEEK 4 + Chapter 14 Processor Structure and Function + Processor Organization Processor Requirements: Fetch instruction The processor reads an instruction from memory (register, cache, main memory) Interpret

More information

Computer Architecture and Organization. Instruction Sets: Addressing Modes and Formats

Computer Architecture and Organization. Instruction Sets: Addressing Modes and Formats Computer Architecture and Organization Instruction Sets: Addressing Modes and Formats Addressing Modes Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack Immediate Addressing

More information

The Assembly Language of the Boz 5

The Assembly Language of the Boz 5 The Assembly Language of the Boz 5 The Boz 5 uses bits 31 27 of the IR as a five bit opcode. Of the possible 32 opcodes, only 26 are implemented. Op-Code Mnemonic Description 00000 HLT Halt the Computer

More information

Instruction Set Instruction set of 8085 can be classified in following groups: Data Transfer Instructions These instructions can perform data transfer operations between Registers of 8085 e.g. MOV 8085

More information

VARDHAMAN COLLEGE OF ENGINEERING (AUTONOMOUS) Shamshabad, Hyderabad

VARDHAMAN COLLEGE OF ENGINEERING (AUTONOMOUS) Shamshabad, Hyderabad Introduction to MS-DOS Debugger DEBUG In this laboratory, we will use DEBUG program and learn how to: 1. Examine and modify the contents of the 8086 s internal registers, and dedicated parts of the memory

More information

Intel 8086 MICROPROCESSOR. By Y V S Murthy

Intel 8086 MICROPROCESSOR. By Y V S Murthy Intel 8086 MICROPROCESSOR By Y V S Murthy 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14,

More information

Microcontroller. Instruction set of 8051

Microcontroller. Instruction set of 8051 UNIT 2: Addressing Modes and Operations: Introduction, Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode, PUSH and POP Opcodes, Data exchanges, Example

More information

CHAPTER 5 A Closer Look at Instruction Set Architectures

CHAPTER 5 A Closer Look at Instruction Set Architectures CHAPTER 5 A Closer Look at Instruction Set Architectures 5.1 Introduction 5.2 Instruction Formats 5.2.1 Design Decisions for Instruction Sets 5.2.2 Little versus Big Endian 5.2.3 Internal Storage in the

More information

CHAPTER 5 A Closer Look at Instruction Set Architectures

CHAPTER 5 A Closer Look at Instruction Set Architectures CHAPTER 5 A Closer Look at Instruction Set Architectures 5.1 Introduction 293 5.2 Instruction Formats 293 5.2.1 Design Decisions for Instruction Sets 294 5.2.2 Little versus Big Endian 295 5.2.3 Internal

More information

THE MICROPROCESSOR Von Neumann s Architecture Model

THE MICROPROCESSOR Von Neumann s Architecture Model THE ICROPROCESSOR Von Neumann s Architecture odel Input/Output unit Provides instructions and data emory unit Stores both instructions and data Arithmetic and logic unit Processes everything Control unit

More information

Wednesday, September 13, Chapter 4

Wednesday, September 13, Chapter 4 Wednesday, September 13, 2017 Topics for today Introduction to Computer Systems Static overview Operation Cycle Introduction to Pep/9 Features of the system Operational cycle Program trace Categories of

More information

8086 INTERNAL ARCHITECTURE

8086 INTERNAL ARCHITECTURE 8086 INTERNAL ARCHITECTURE Segment 2 Intel 8086 Microprocessor The 8086 CPU is divided into two independent functional parts: a) The Bus interface unit (BIU) b) Execution Unit (EU) Dividing the work between

More information

Major and Minor States

Major and Minor States Major and Minor States We now consider the micro operations and control signals associated with the execution of each instruction in the ISA. The execution of each instruction is divided into three phases.

More information

Internal architecture of 8086

Internal architecture of 8086 Case Study: Intel Processors Internal architecture of 8086 Slide 1 Case Study: Intel Processors FEATURES OF 8086 It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 220 memory locations (1

More information

Microcontrollers. Microcontroller

Microcontrollers. Microcontroller Microcontrollers Microcontroller A microprocessor on a single integrated circuit intended to operate as an embedded system. As well as a CPU, a microcontroller typically includes small amounts of RAM and

More information

Micro-Operations. execution of a sequence of steps, i.e., cycles

Micro-Operations. execution of a sequence of steps, i.e., cycles Micro-Operations Instruction execution execution of a sequence of steps, i.e., cycles Fetch, Indirect, Execute & Interrupt cycles Cycle - a sequence of micro-operations Micro-operations data transfer between

More information

Instruc=on Set Architecture

Instruc=on Set Architecture ECPE 170 Jeff Shafer University of the Pacific Instruc=on Set Architecture 2 Schedule Today Closer look at instruc=on sets Thursday Brief discussion of real ISAs Quiz 4 (over Chapter 5, i.e. HW #10 and

More information

Question Bank Microprocessor and Microcontroller

Question Bank Microprocessor and Microcontroller QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to

More information

CN310 Microprocessor Systems Design

CN310 Microprocessor Systems Design CN310 Microprocessor Systems Design Micro Architecture Nawin Somyat Department of Electrical and Computer Engineering Thammasat University 28 August 2018 Outline Course Contents 1 Introduction 2 Simple

More information

8051 Microcontrollers

8051 Microcontrollers 8051 Microcontrollers Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu March 15, 2016 8051 INSTRUCTIONS JUMP, LOOP AND CALL INSTRUCTIONS 8051 INSTRUCTIONS Repeating a sequence of instructions

More information

CPE300: Digital System Architecture and Design

CPE300: Digital System Architecture and Design CPE300: Digital System Architecture and Design Fall 2011 MW 17:30-18:45 CBC C316 Arithmetic Unit 10032011 http://www.egr.unlv.edu/~b1morris/cpe300/ 2 Outline Recap Chapter 3 Number Systems Fixed Point

More information

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA CISC 662 Graduate Computer Architecture Lecture 4 - ISA Michela Taufer http://www.cis.udel.edu/~taufer/courses Powerpoint Lecture Notes from John Hennessy and David Patterson s: Computer Architecture,

More information

CS401 - Computer Architecture and Assembly Language Programming Glossary By

CS401 - Computer Architecture and Assembly Language Programming Glossary By CS401 - Computer Architecture and Assembly Language Programming Glossary By absolute address : A virtual (not physical) address within the process address space that is computed as an absolute number.

More information

Instruction Set Architecture

Instruction Set Architecture C Fortran Ada etc. Basic Java Instruction Set Architecture Compiler Assembly Language Compiler Byte Code Nizamettin AYDIN naydin@yildiz.edu.tr http://www.yildiz.edu.tr/~naydin http://akademik.bahcesehir.edu.tr/~naydin

More information

Question Bank Part-A UNIT I- THE 8086 MICROPROCESSOR 1. What is microprocessor? A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device that reads binary information

More information

Topics Power tends to corrupt; absolute power corrupts absolutely. Computer Organization CS Data Representation

Topics Power tends to corrupt; absolute power corrupts absolutely. Computer Organization CS Data Representation Computer Organization CS 231-01 Data Representation Dr. William H. Robinson November 12, 2004 Topics Power tends to corrupt; absolute power corrupts absolutely. Lord Acton British historian, late 19 th

More information

COMPUTER HARDWARE. Instruction Set Architecture

COMPUTER HARDWARE. Instruction Set Architecture COMPUTER HARDWARE Instruction Set Architecture Overview Computer architecture Operand addressing Addressing architecture Addressing modes Elementary instructions Data transfer instructions Data manipulation

More information

(2) Explain the addressing mode of OR What do you mean by addressing mode? Explain diff. addressing mode for 8085 with examples.

(2) Explain the addressing mode of OR What do you mean by addressing mode? Explain diff. addressing mode for 8085 with examples. (1) Explain instruction format and Opcode format of 8085 μp with example. OR With help of examples, explain the formation of opcodes of 8085 OR What is an instruction? List type of instruction based on

More information

Computer Organization II CMSC 3833 Lecture 33

Computer Organization II CMSC 3833 Lecture 33 Term MARIE Definition Machine Architecture that is Really Intuitive and Easy 4.8.1 The Architecture Figure s Architecture Characteristics: Binary, two s complement Stored program, fixed word length Word

More information