ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

Size: px
Start display at page:

Download "ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034"

Transcription

1 No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b) Define radix of any number system. c) Define odd parity. d) Define commutative law of boolean algebra. e) Prove A+B = A. B f) Find 2's complement of (1000). 2 g) Define parallel binary adder /030832/31034 Time : 3 Hrs. M.M. : 100 j) Draw OR gate by using only NAND gate. k) Draw SR latch. l) IC 7476 is used for flip-flop. m) Convert (326) = (?) 10 EX-3 n) Give symbol of D-F/F o) The flip-flop is free from race around condition. p) Expand LED and LCD. q) MOD-7 requires flip-flops. r) Expand SISO and SIPO. SECTION-B Note: Short answer type questions. Attempt any ten parts 10x4=40 Q.2 i) Differentiate between analog & digital signal. h) When all inputs of AND gate is high, its ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (1) /030832/31034 (2) /030832/31034

2 iii) Explain how NOR gate can be used as OR gate. iv) Simplify AB (A +B) (B+B) v) Explain 4:1 multiplexer. vi) Perform subtraction a) (16) (5) [using 1's complement] b) (10) (14) [using 2's complement] _ vii) Convert Y = (A+B) (B+C) into standard POS form. viii) Explain 2-bit magnitude comparator. ix) Construct 7-bit even parity Hamming code for message data (1010). 2 x) Explain J-K flip flap. xi) Explain 3-bit asynchronous counter. SECTION-C Note: Long answer type questions. Attempt any three questions. 3x10=30 Q.3 What is race around condition? How it is overcomed? Q.4 Simplify the expression using K-map realize using NOR gate only. Y = M (0,1,3,5,8,10,11).d(2,13) Q.5 Draw the circuit of 4-bit synchronous counter and explain its working. Q.6 Explain PISO shift register in detail. Q.7 Explain the following:- a) NAND & NOR gate as universal. b) Half adder and full adder. xii) Differentiate between latch and flip-flop. xiii) Explain decade counter. xiv) Explain 3-bit ring counter in detail. xv) Explain PIPO shift register. (3) /030832/31034 (5980) (4) /030832/31034

3 No. of Printed Pages : 4 Roll No.... 3rd Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) The radix of the octal system is. b) is a universal gate. c) Define digital Signal /030832/31034 Time : 3 Hrs. M.M. : 100 j) Draw J-k flip-flop. k) How many flip-flops are required in MOD- 10 counter? l) Give types of shift registers. m) Define Synchronous counter. n) What is the function of clear input in flipflop? o) What is decoder? _ p) Prove A + AB = A+B. q) 4:1 MUX has select lines. r) Write two application of counters. d) Define even parity. e) Give one example of non-weighted code. f) State Demorgan's theorem. g) How many variables are eliminated with QUADS in K-maps? h) Define standard POS form? i) Draw truth table for full adder. SECTION-B Note: Short answer type questions. Attempt any ten parts 10x4=40 Q.2 i) Give advantages of Digital Signal over analog signal. ii) Convert (52.73) into Octal number 10 system. (1) /030832/31034 (2) /030832/31034

4 iii) With the help of truth table explain NAND and NOR gates. iv) Covert gray code to binary code for a) b) v) Prove that (A + B) (A + C) = A + BC. vi) Draw truth table for the function Y = pm (0, 2, 6, 7). vii) Explain 2-bit magnitude comparator. viii) Explain 1:8 DEMUX. ix) Perform BCD Addition :- (728) 10 + (199) 10. _ x) Convert Y = [AB + BC + A] to standard SOP form. SECTION-C Note: Long answer type questions. Attempt any three questions. 3x10=30 Q.3 Simplify the expression using K-map and realize using NAND gate. Y = åm (0, 1, 3, 5, 8, 10, 11) + d (2, 13) Q.4 Explain 8:1 MUX with truth table and diagram. Q.5 Explain master - slave Jk filp-flop with truth table and waveforms. Q.6 Explain BCD to 7 segment decoder. Q.7 Explain 3-bit UP/DOWN counter. xi) Explain BCD to decimal decoder. xii) Explain race around condition. xiii) Explain MOD-5 counter. xiv) Explain 4-bit ring counter. xv) Differentiate between combination and sequential circuit. (3) /030832/31034 (4260) (4) /030832/31034

5 No. of Printed Pages : 4 Roll No.... SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) What is byte. 3rd Sem. Subject : Data communication b) What is Latency. c) What is band width /30835 Time : 3 Hrs. M.M. : 100 i) Define ASIC, PSIC j) Define AM, PM. k) Define LAN, MAN, WAN. l) Define Topology. m) Explain star and Ring topology. n) Write properties of coaxial cable o) Write characteristics of microwave. p) Define PCM, DM. q) Mention transmission modes. r) What is throughput. d) What is Noise. e) Write advantage of Data communication. f) Mention various components of data communication. g) What is multiplexing. What are its types. h) What is TDM. SECTION-B Note: Short answer type questions. Attempt any ten parts 10x4=40 Q.2 i) Explain distributed processing. ii) Draw block diagram of delta modulation. (1) /30835 (2) /30835

6 iii) Explain data transmission modes. iv) Explain Network category. v) Explain Noise and attenuation. vi) Explain various components of data communication. vii) Explain various transmission modes. viii) Explain FDM and WDM. ix) Write short note on AM and FM. x) Write short note on ASIC & FSIC. xi) Write properties of UTP cable. xii) Difference between analog and digital signal. xiii) Explain various transmission impairments. SECTION-C Note: Long answer type questions. Attempt any three questions. 3x10=30 Q.3 Explain delta modulation with its components. Q.4 Explain forward error correction versus retransmission. Q.5 Explain unguided media with their characteristics. Q.6 Explain various topology of network. Q.7 Explain digital to digital conversion with coding and schemes. or Explain transmission media in detail. xiv) Explain Analog to Analog Transmission. xv) Explain performance of data transmission. (3) /30835 (3500) (4) /30835

7 No. of Printed Pages : 4 Roll No.... SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) What are the possible analog to analog modulation techniques. b) Between AM and FM, which one gives better noise immunity. c) What are the possible digital to analog modulation techniques. d) What do you mean by Data communication. e) List the various guided media used for transmission. f) What is analog data. g) Define serial Transmission. h) Define signals. 3rd Sem. / Comp IT Subject : Data Communication i) Define Bandwidth / Time : 3 Hrs. M.M. : 100 j) What are the causes of impairment. k) What is throughput. l) Define latency. m) Define Jitter. n) What are analog signal. o) Define MAN. p) Define Redundancy. q) Differentiate between error detection and error correction. r) Write down any two error correction methods. SECTION-B Note: Short answer type questions. Attempt any ten parts 10x4=40 Q.2 i) Explain five components of a data communication system. ii) What are the advantages and disadvantages of optical fiber. iii) Discuss in short twisted pair cable. iv) Briefly discuss the time division multiplexing. (1) / (2) /030835

8 v) What do you mean by PCM. Explain in brief. vi) Explain digital to digital conversion coding & schemes? vii) Explain various topologies. viii) Give the general principles of error detection and correction using cyclic redundancy check. ix) Differentiate between LAN and WAN. x) What do you understand by ASK. Explain in brief. xi) What are the different factors used for performance measure of data transmission. xii) Compare serial and parallel data transmissions in term of speed of data transfer. xiii) What is distributed processing. xiv) Write short notes on : a) Attenuation b) Distortion c) Noise xv) Explain coaxial cable system with the help of diagram. SECTION-C Note: Long answer type questions. Attempt any three questions. 3x10=30 Q.3 Explain FSK and PSK with the help of neat and clean diagram. Q.4 How amplitude modulation is different from frequency modulation. Q.5 Explain following modes of transmission in detail : a) Simplex mode b) Half duplex mode c) Full duplex mode Q.6 Discuss error detection through parity bit. Also discuss how block parity is used to detect double errors and correct single errors. Q.7 What is unguided media? What are the different types of unguided media? Explain them in detail. (3) / (2180) (4) /030835

9

10

11 No. of Printed Pages : 4 Roll No / j) Write two differences between structure and array. nd 2 Sem. / Comp Subject : PROG IN C Time : 3 Hrs. M.M. : 100 SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define algorithm? b) What is program compilation. c) Define program debugging. k) Define pointer to pointer. l) What is the difference between & and * operator. m) What is array initialization. n) Define function prototype? o) What is the use of return statement? p) Can there be a function without main()? q) What is the purpose of if else statement. r) Write the use of header files? d) Define syntax error. e) Name the functions used for file input in C. f) Define Data Type? g) What is the purpose of do-while loop. h) What is go to statement. i) How structure is declared. SECTION-B Note: Short answer type questions. Attempt any ten parts 10x4=40 Q.2 i) Write down features of good algorithm? ii) Write down the steps in development of a program. (1) / (2) /

12 iii) Discuss the file reading operation in brief. iv) What is string. How it is similar to arrays? v) What are the various parts of C program? vi) Write a short note on call by value with suitable example. vii) What is pointer. Explain their importance. viii) Differentiate between switch and break statements. ix) Write short note on for loop? x) What is array? What are its benefits? xi) Write a short note on multi dimensional array. xii) Write down the differences between variable and constant. SECTION-C Note: Long answer type questions. Attempt any three questions. 3x10=30 Q.3 What is flowchart? Draw a flowchart to find average of 10 numbers. Q.4 Why operator is used. Explain various types of operators with suitable example available is C language. Q.5 Write a program in C to find biggest of three numbers. Q.6 Explain various string related functions. Q.7 Write short note on: a) Array of pointers b) Array of structures c) Unions xiii) What are the differences between structure and union. xiv) What are header files? Explain any two commonly used header files in C. xv) What are different types of expressions. (3) / (1480) (4) /

13 No. of Printed Pages : 4 Roll No / j) What is the command to create a directory in MS-DOS rd 3 Sem. / Computer/ IT/ GE Subject : Operating Systems Time : 3 Hrs. M.M. : 100 SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Name any two operating systems. b) Define assembler. c) Define process d) Name any one multi user operating system e) What is process control block f) Define schedulers g) Name any two scheduling algorithms h) Define semaphores i) What is a loader k) Name any two input devices l) What is swapping m) Write short note on internal fragmentation n) What do you mean by multi tasking. o) Hard-disk is secondary memory. (T/F) p) Give name of two external commands of MS-DOS q) What are batch files r) What is the use of Copy con command in MS-DOS. SECTION-B Note: Short answer type questions. Attempt any ten parts 10x4=40 Q.2 i) How working of interpreter is different from compilers. (1) / (2) /030831

14 ii) Write about history of MS-DOS. iii) Write features of windows operating system. iv) Explain any two external commands of MS- DOS. v) Explain features of LINUX operating system. vi) Explain the functions of various types of schedulers. vii) Explain first come first serve scheduling algorithm. viii) Write short note on Buffering. ix) What is the use of paging. x) Write short note on dedicated devices xi) Explain the concept of virtual memory in short. xiv) Difference between copy and move command in MS-DOS xv) What is a Dead-locks. SECTION-C Note: Long answer type questions. Attempt any three questions. 3x10=30 Q.3 Explain various types of output devices. Q.4 What do you mean by file organization? What are the different types of file organizations. Q.5 Define process. Explain various process states in detail. Q.6 Explain the concept of paging in detail. Q.7 Short notes on a) File structure of MS-DOS. b) Control panel of windows. xii) What are the functions of operating systems. xiii) List necessary conditions for dead-locks. (3) / (3620) (4) /030831

15 No. of Printed Pages : 4 Roll No.... 3rd Sem. / Comp, IT,GE Subject : Operating system SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define Operating System? b) What is turnaround time? c) What is compiler? d) Write down two functions of a loader. e) Write down the difference between single user and multiuser operating system. f) What is the difference between process and program. g) Define job scheduler / Time : 3 Hrs. M.M. : 100 h) Define Non-pre emptive scheduling. i) What is context switching? j) Define process. k) Define deadlock. l) Define DOS? m) Define an icon in windows? n) What are output devices? o) What is meant by field and Record? p) Define sequential file access method. q) Define Swapping? SECTION-B Note: Short answer type questions. Attempt any ten parts 10x4=40 Q.2 i) Define loader? Write down the various types of loaders? Briefly explain any two types of loaders? ii) Differentiate between compiler and interpreter? (1) / (2) /030831

16 iii) Write short notes on following :- (a) Network operating system. (b) Distributed operating system. iv) What are the various performance creterias used by schedulers? v) Write short notes on :- (a) Shortest job first scheduling algorithm. (b) Round Robin Scheduling algorithm. vi) Write short note on DOS internal commands and external commands? vii) Write down the various I/O Management functions. viii) Differentiate between Buffering and spooling. ix) Write short notes on following :- (a) Dedicated Devices. (b) Shared Devices. x) Why do we need storage devices. xi) Discuss hier archical file structure. xii) What are various file management functions. xiii) Write short note on segmentation. xiv) Discuss in brief virtual memory managements. xv) What are the various memory management functions? SECTION-C Note: Long answer type questions. Attempt any three questions. 3x10=30 Q.3 Explain in detail the various functions of operating system? Q.4 Discuss the methods for handling deadlocks? Q.5 What are the main features of DOS? Also explain Directory structure of DOS? Q.6 Discuss the various page replacement policies in detail. Q.7 Explain any five file operations? (3) / (2120) (4) /030831

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta

Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta Discipline: Department: Semester: Subject: Data Communication Lesson Plan Duration: 15 weeks ( from July, 2018 to Dec., 2018) **Work load (Lecture

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

Scheme G. Sample Test Paper-I

Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

END-TERM EXAMINATION

(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

Injntu.com Injntu.com Injntu.com R16

1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder

R10. II B. Tech I Semester, Supplementary Examinations, May

SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

Syllabus for Computer Science General Part I

Distribution of Questions: Part I Q1. (Compulsory: 20 marks). Any ten questions to be answered out of fifteen questions, each carrying two marks (Group A 3 questions, Group B, Group C and Group D 4 questions

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

Hours / 100 Marks Seat No.

17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,

TIME SCHEDULE. 2 Physical Layer 15. Course General Outcomes: Sl. G.O On completion of this course the student will be able :

COURSE TITLE : DATA COMMUNICATION COURSE CODE : 3151 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 60 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Concepts of Data Communication 15 2 Physical

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented

DE Solution Set QP Code : 00904

DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog

Hours / 100 Marks Seat No.

17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : STLD(16EC402) Year & Sem: II-B.Tech & I-Sem Course & Branch: B.Tech

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

(ii) Simplify and implement the following SOP function using NOR gates:

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

Govt. Polytechnic Education Society, Lisana (Rewari) LESSON PLANS 3 RD SEM. COMPUTER ENGINEERING 3.1 PROGRAMMING IN C

Govt. Polytechnic Education Society, Lisana (Rewari) LESSON PLANS 3 RD SEM. COMPUTER ENGINEERING 3.1 PROGRAMMING IN C Name of the Faculty Discipline Department Semester Subject : Kuldeep Singh : Computer

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

About the Tutorial Computer Logical Organization refers to the level of abstraction above the digital logic level, but below the operating system level. At this level, the major components are functional

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL

1. Draw general diagram of computer showing different logical components (3)

Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES

Code No: 07A3EC03 Set No. 1

Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Course Batch Semester Subject Code Subject Name B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits Part-A 1 Define De-Morgan's theorem. 2 Convert the following hexadecimal number to decimal

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

II B. Tech II Semester Regular Examinations, May/June 2015 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

SUBJECT NAME: DIGITAL LOGIC CIRCUITS YEAR / SEM : II / III DEPARTMENT : EEE UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 1. What is variable mapping? 2. Name the two canonical forms for Boolean algebra.

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : DIGITAL LOGIC DESISN Code : AEC020 Class : B Tech III Semester

Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY & COMPUTER SCIENCE AND ENGINEERING QUESTION BANK II SEMESTER CS6201- DIGITAL PRINCIPLE AND SYSTEM DESIGN

R07

www..com www..com SET - 1 II B. Tech I Semester Supplementary Examinations May 2013 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, EIE, BME, ECC) Time: 3 hours Max. Marks: 80 Answer any FIVE Questions

Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic

Computer Logical Organization Tutorial

Computer Logical Organization Tutorial COMPUTER LOGICAL ORGANIZATION TUTORIAL Simply Easy Learning by tutorialspoint.com tutorialspoint.com i ABOUT THE TUTORIAL Computer Logical Organization Tutorial Computer

Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500043 Course Name : DIGITAL LOGIC DESISN Course Code : AEC020 Class : B Tech III Semester Branch : CSE Academic Year : 2018 2019

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Academic Year 2018 19 III SEMESTER CS8351-DIGITAL PRINCIPLES AND SYSTEM DESIGN Regulation

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04

GARDEN CITY UNIVERSITY Bachelor of Computer Applications SEMESTER- I Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04 Unit 1 Programming Basics 1.1 Introduction to Programming

QUESTION BANK FOR TEST

CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input

Preface... xxi Chapter One: Digital Signals and Systems... 1 Chapter Two: Numbering Systems... 17

TABLE OF CONTENTS Preface...xxi Chapter One: Digital Signals and Systems... 1 1.1 Should Software Engineers Worry About Hardware?... 1 1.2 Non-Digital Signals... 3 1.3 Digital Signals... 4 1.4 Conversion

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class

10EC33: DIGITAL ELECTRONICS QUESTION BANK

10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

DEMORGAN'S THEOREMS One of DeMorgan's theorems stated as follows: The complement of a product of variables is equal to the sum of the complements of the variables. DeMorgan's second theorem is stated as

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III) Post Code - 302 Area: Instrumentation COMPUTER PROGRAMMING AND APPLICATION 1. OVERVIEW OF PROGRAMMING: Steps in program development, problem identification,

Computer Arithmetic andveriloghdl Fundamentals

Computer Arithmetic andveriloghdl Fundamentals Joseph Cavanagh Santa Clara University California, USA ( r ec) CRC Press vf J TayiorS«. Francis Group ^"*" "^ Boca Raton London New York CRC Press is an imprint

Old Question Papers of PGDCA 1 st Semester H.K. Hi-Tech (College of IT & Management) H.K. Hi-Tech College of IT & Management

() Q.1 (a) What is a computer system? What are the various components of a CPU? Also explain its working. (b) What are the things that computers can do? Also explain the various characteristics of computers?

DCN Questions CHAPTER 1:- NETWORKING FUNDAMENTALS

DCN Questions CHAPTER 1:- NETWORKING FUNDAMENTALS Q1. What are the four fundamental Characteristics of Data Communication? On which effectiveness of data communication is depended? Q2. Define data communication?

FUNDAMENTALS OF DIGITAL CIRCUITS

FUNDAMENTALS OF DIGITAL CIRCUITS THIRD EDITION A. Anand Kumar Principal K.L. University College of Engineering K.L. University Green Fields, Vaddeswaram Guntur District Andhra Pradesh Delhi-110092 2014

Switching Theory & Logic Design/Digital Logic Design Question Bank

Switching Theory & Logic Design/Digital Logic Design Question Bank UNIT I NUMBER SYSTEMS AND CODES 1. A 12-bit Hamming code word containing 8-bits of data and 4 parity bits is read from memory. What was

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019

D I G I T A L C I R C U I T S E E

D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 1 BOOLEAN ALGEBRA AND LOGIC GATES Review of binary

Department of Computer Science & Engineering. Lab Manual DIGITAL LAB. Class: 2nd yr, 3rd sem SYLLABUS

Department of Computer Science & Engineering Lab Manual 435 DIGITAL LAB Class: 2nd yr, 3rd sem SYLLABUS. Verification of Boolean theorems using digital logic gates. 2. Design and implementation of code

Scheme I. Sample Question Paper

Sample Question Paper Marks : 70 Time:3 Hrs. Q.1) Attempt any FIVE of the following :- 10 Marks (5X2) (a) Draw the symbol and write the truth table of Universal Gates. (b) In a 3 variable K Map if there

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of

1) What is information system? Describe the basic concepts of information systems.

(DMSIT 01) ASSIGNMENT - 1, DEC - 2018. PAPER- I : BASICS OF 1) What is information system? Describe the basic concepts of information systems. 2) Discuss about input and output technologies of computer

CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS

Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler

DIGITAL ELECTRONICS. Vayu Education of India

DIGITAL ELECTRONICS ARUN RANA Assistant Professor Department of Electronics & Communication Engineering Doon Valley Institute of Engineering & Technology Karnal, Haryana (An ISO 9001:2008 ) Vayu Education

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES. 1) Simplify the boolean function using tabulation method. F = (0, 1, 2, 8, 10, 11, 14, 15) List all

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

ACADEMIC YEAR PLANNING - F.Y.J.C. (2015-16) F.Y.J.C. COMPUTER SCIENCE (Theory) JULY Number Systems & Binary Arithmetic : Binary number, decimal, octal, hexadecimal numbers, BCD,conversion from one number

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru Course Title: DIGITAL ELECTRONICS Course Code : 15EE34T Semester : III Course Group : Core Teaching

Course Title III Allied Practical** IV Environmental Studies #

Part Ins. hrs / week Dur.Hr s. CIA Marks Total Marks Credit Page 1 of 5 BHARATHIAR UNIVERSITY,COIMBATORE-641 046 B.Sc. PHYSICS DEGREE COURSE SCHEME OF EXAMINATIONS (CBCS PATTERN) (For the students admitted

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register

General Concepts 1. (a) What are combinational circuits? (b) Perform the following: (i) Convert (0.5625) 10 = ( ) 2 (ii) (010010) 2 (100011) 2 = ( ) 2 2. (a) Using truth table prove that A B= A+ B (b)

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

MLR Institute of Technology

MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN

Model EXAM Question Bank

VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI Department of Information Technology Model Exam -1 1. List the main difference between PLA and PAL. PLA: Both AND and OR arrays are programmable

SECTION A. (i) The Boolean function in sum of products form where K-map is given below (figure) is:

SECTION A 1. Fill in the blanks: (i) The Boolean function in sum of products form where K-map is given below (figure) is: C B 0 1 0 1 0 1 A A (ii) Consider a 3-bit error detection and 1-bit error correction

Fundamental of I.T. (c) Application of computer *************

Paper I Fundamental of I.T 1. What is an output device? Discuss the type of output device used in computer. 2. What is Secondary memory? Discuss the type of secondary memory used in computer. 3. Explain

Digital Logic Design Exercises. Assignment 1

Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system

Telecommunications II TEL 202 Spring, 2004

Telecommunications II TEL 202 Spring, 2004 Time: Lecture: Thursday 12:20 3:30 Lynn Campus, Room LW207 Laboratory: Thursday 4:00 5:00 Lynn Campus, Room LE201 Instructor: Scott Stimpson Office: Lynn, W228

CS/IT DIGITAL LOGIC DESIGN

CS/IT 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester CS/IT DIGITAL LOGIC DESIGN Time: Three Hours 1. a) Flip-Flop Answer

Computer Organization

A Text Book of Computer Organization and Architecture Prof. JATINDER SINGH Director, GGI, Dhaliwal Er. AMARDEEP SINGH M.Tech (IT) AP&HOD, Deptt.of CSE, SVIET, Banur Er. GURJEET SINGH M.Tech (CSE) Head,

DIGITAL ELECTRONICS. P41l 3 HOURS

UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER

Digital Design. Verilo. and. Fundamentals. fit HDL. Joseph Cavanagh. CRC Press Taylor & Francis Group Boca Raton London New York

Digital Design and Verilo fit HDL Fundamentals Joseph Cavanagh Santa Clara University California, USA CRC Press Taylor & Francis Group Boca Raton London New York CRC Press is an imprint of the Taylor &

Digital System Design with SystemVerilog

Digital System Design with SystemVerilog Mark Zwolinski AAddison-Wesley Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown Sydney Tokyo

CS470: Computer Architecture. AMD Quad Core

CS470: Computer Architecture Yashwant K. Malaiya, Professor malaiya@cs.colostate.edu AMD Quad Core 1 Architecture Layers Building blocks Gates, flip-flops Functional bocks: Combinational, Sequential Instruction

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Code No: A109211202 R09 Set No. 2 1. (a) Explain the purpose of the following registers: i. IR ii. PC iii. MDR iv. MAR. (b) Explain with an example the steps in subtraction of two n-digit unsigned numbers.

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation:

LABORATORY MANUAL VLSI DESIGN LAB EE-330-F

LABORATORY MANUAL VLSI DESIGN LAB EE-330-F (VI th Semester) Prepared By: Vikrant Verma B. Tech. (ECE), M. Tech. (ECE) Department of Electrical & Electronics Engineering BRCM College of Engineering & Technology

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

COMPUTER ORGANIZATION AND ARCHITECTURE V. Rajaraman Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore T. Radhakrishnan Professor of Computer Science

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

6. Combinational Circuits George Boole (85 864) Claude Shannon (96 2) Signals and Wires Digital signals Binary (or logical ) values: or, on or off, high or low voltage Wires. Propagate digital signals

COMPUTER SCIENCE SECTION A

Total No. of Printed Pages 16 X/13/CSc 0 1 3 COMPUTER SCIENCE ( CANDIDATES WITH PRACTICAL/INTERNAL ASSESSMENT ) Full Marks : 80 Pass Marks : 4 ( CANDIDATES WITHOUT PRACTICAL/INTERNAL ASSESSMENT ) Full