Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
|
|
- Austen Jordan
- 6 years ago
- Views:
Transcription
1 Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1
2 Agenda Model-Based Design of embedded Systems Software Implementation and Verification Automatic C/C++ code generation Hardware Implementation and Verification Floating- to fixed-point conversion Automatic HDL code generation Code optimization (speed, area, power) Verifiation on different levels of abstraction (HDL co-simulation, FIL) HW/SW Integration on heterogeneous System-on-Chips (SoCs) Execution profiling (SIL, PIL) Generation of target-specific C code Generation of hardware IP interfacing internal system bus Workflow for HW/SW system integration Questions & Answers 2
3 Things to remember. Best Practice #1: Enable collaboration by integrating workflows with Model-Based Design Best Practice #2: Reduce development time with Automatic Code (C, HDL) generation Best Practice #3: Reduce verification time with Test Bench Reuse 3
4 Model-Based Design of embedded Systems 2013 The MathWorks, Inc. 4
5 Demo: PMSM Control Gigabit Ethernet 5
6 Embedded Coder C Code Generation ARM Cortex-A9 Processor Gigabit Ethernet Plant Model System stimuli Voltage rectification 3-phase inverter Signal measurement PMSM motor model HDL Coder HDL Code Generation Controller AXI Bus Programmable Logic Field Oriented Control Coordinate transforms Torque control loop Speed control loop Vector modulation 6
7 RESEARCH REQUIREMENTS Traditional Flow SPECIFICATIONS Requirement Documents Difficult to analyze Difficult to manage as they change DESIGN Paper Specifications Easy to misinterpret Difficult to integrate with design EDA Electrical Components Algorithm Design Embeddable Algorithms MCAD/ MCAE Mechanical Components Physical Prototypes Incomplete and expensive Prevents rapid iteration No system-level testing IMPLEMENTATION Manual Coding Time consuming Introduces defects and variance Difficult to reuse C/C++ Embedded Software HDL FPGA/ ASIC Traditional Testing Design and integration issues found late Difficult to feed insights back into design process Traceability INTEGRATION AND TEST 7
8 Seamless Development RESEARCH DESIGN REQUIREMENTS Idea Environment Models Physical Components Algorithms IMPLEMENTATION TEST & VERIFICATION Algorithm FPGA, C, C++ VHDL, Verilog SPICE DSP MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION Model-Based Design 8
9 Heterogeneous Systems-on-Chip (SoCs) CPU DSP Memory Single-chip solution containing SW processors HW co-processors and interfaces Bus Chip-internal system bus Optional: analog IPs I/F Co-Proc Analog Challenges HW/SW partitioning System integration 9
10 Software Implementation and Verification 2013 The MathWorks, Inc. 10
11 Model-Based Design RESEARCH REQUIREMENTS DESIGN Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 11
12 C-Code Generation Tools Embedded Coder Simulink Coder MATLAB Coder 12
13 MATLAB Coder Automatic ANSI C code generation from MATLAB Simulink is not required A GUI for project generation from MATLAB Use configurations to control the generated code Embedded Coder Simulink Coder MATLAB Coder 13
14 Simulink Coder C code generation from Simulink, Stateflow and Simscape Hardware-in-the-loop testing (external mode) Targeting desktop applications Supports Eclipse IDE Includes Windows OS and Linux OS Target support package Embedded Coder Simulink Coder MATLAB Coder 14
15 Embedded Coder Major consolidation of MathWorks products to provide a high value solution Targeting real-time embedded systems Code optimization / customization SIL / PIL Profiling Embedded Coder Simulink Coder MATLAB Coder 15
16 Hardware Implementation and Verification 2013 The MathWorks, Inc. 16
17 Model-Based Design RESEARCH REQUIREMENTS DESIGN Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 17
18 Separate Views of DSP Implementation System Designer FPGA Designer Algorithm Design System Test Bench RTL Design Verification Fixed-Point Environment Models IP Interfaces Behavioral Simulation Timing / Control Logic Analog Models HW Architecture Functional Simulation Architecture Exploration Digital Models Static Timing Analysis Algorithms / IP Algorithms / IP Timing Simulation Implement Design Back Annotation FPGA Requirements Hardware Specification Test Stimulus Synthesis Map Place & Route FPGA Hardware 18
19 Where do you spend most of your time? Algorithm Design Fixed-Point Timing / Control Logic Architecture Exploration Algorithms / IP System Designer FPGA Requirements Hardware Specification Test Stimulus System Test Bench Environment Models Analog Models Digital Models Algorithms / IP Simulating designs? Creating designs and test benches? Analyzing and combining results from multiple tools? Exploring implementation ideas and architectures? Floating point to fixed-point? Writing HW specifications? Iterating over designs with the FPGA designer? Blaming the FPGA designer? 19
20 Where do you spend most of your time? Simulating designs and validating against HW specs? Creating designs and writing test benches? Hardware architecture design? Writing interfaces to existing IP? Synthesis, Map, PAR cycles? FPGA Designer RTL Design Verification IP Interfaces Behavioral Simulation Hardware Architecture Functional Simulation Static Timing Analysis Timing Simulation Implement Design Back Annotation Iterating over designs with the system designer? Blaming the system designer? Synthesis Map Place & Route FPGA Hardware 20
21 A Few Ways to Reduce Development Time 1. Increase simulation speed 2. Simplify design entry, system test harness creation, and exploration 3. Automate RTL design & verification to have shorter iteration cycles 4. Integrate the separate workflows to facilitate collaboration, re-use, and prototyping 21
22 Model-Based Design for Implementation MATLAB and Simulink Algorithm and System Design Algorithm Design System Test Bench RTL Design Verification Fixed-Point Environment Models IP Interfaces Behavioral Simulation Timing / Control Logic Analog Models Hardware Architecture Functional Simulation Architecture Exploration Digital Models Static Timing Analysis Algorithms / IP Algorithms / IP Timing Simulation Implement Design Back Annotation FPGA Requirements Hardware Specification Test Stimulus Synthesis Map Place & Route FPGA Hardware 22
23 Model-Based Design for Implementation MATLAB and Simulink Algorithm and System Design Model Refinement for Hardware RTL Design Verification Automatic HDL Code Generation IP Interfaces Hardware Architecture Implement Design Behavioral Simulation Functional Simulation Static Timing Analysis Timing Simulation Back Annotation Synthesis Map Place & Route FPGA Hardware 23
24 Model-Based Design for Implementation MATLAB and Simulink Algorithm and System Design Model Refinement for Hardware Verification Automatic HDL Code Generation HDL Co-Simulation Behavioral Simulation Functional Simulation Static Timing Analysis Behavioral Simulation Timing Simulation Implement Design Back Annotation Synthesis Map Place & Route FPGA Hardware 24
25 Model-Based Design for Implementation MATLAB and Simulink Algorithm and System Design Model Refinement for Hardware Verification Automatic HDL Code Generation HDL Co-Simulation Functional Simulation Static Timing Analysis Behavioral Simulation Timing Simulation Back Annotation Implement Design Back Annotation Synthesis Map Implement Design Verification Place & Route FPGA Hardware Synthesis Functional Simulation Map Static Timing Analysis Place & Route Timing Simulation 25
26 Model-Based Design for Implementation MATLAB and Simulink Algorithm and System Design Model Refinement for Hardware Automatic HDL Code Generation HDL Co-Simulation Behavioral Simulation Back Annotation Implement Design Synthesis Map Place & Route Verification Functional Simulation Static Timing Analysis Timing Simulation FPGA Hardware FPGA Hardware FPGA-in-the-Loop 26
27 Automatic HDL Code Generation 27
28 From Algorithm to Synthesizable RTL MATLAB and Simulink Algorithm and System Design Model Refinement for Hardware Automatic HDL Code Generation HDL Co-Simulation Behavioral Simulation Back Annotation Implement Design Synthesis Map Place & Route Verification Functional Simulation Static Timing Analysis Timing Simulation FPGA Hardware FPGA-in-the-Loop 28
29 Fixed-Point Analysis Corner Detection Convert floating point to optimized fixed-point models Automatic tracking of signal range (also intermediate quantities) Word / Fraction lengths recommendation Bit-true models in the same environment Automatically identify and solve fixed-point issues 29
30 Algorithm to HDL Workflows Simulink to HDL (with MATLAB and Stateflow) MATLAB to HDL 2 1 Hybrid workflow 3 VHDL & Verilog VHDL & Verilog 30
31 Automatic HDL Code Generation Automatically generate bit true, cycle accurate HDL code from Simulink, MATLAB and Stateflow Full bi-directional traceability!! Requirements 31
32 Simulink Library Support for HDL HDL Supported Blocks 170 blocks supported Core Simulink Blocks Basic and Array Arithmetic, Look-Up Tables, Signal Routing (Mux/Demux, Delays, Selectors), Logic & Bit Operations, Dual and single port RAMs, FIFOs, CORDICs, Busses Signal Processing Blocks NCOs, FFTs, Digital Filters (FIR, IIR, Multirate, Adaptive), Rate Changes (Up &Down Sample), Statistics (Min/Max) Communications Blocks Psuedo-random Sequence Generators, Modulators / Demodulators, Interleavers / Deinterleavers, Viterbi Decoders 32
33 MATLAB & Stateflow for HDL HDL Supported Blocks MATLAB Relevant subset of the MATLAB language for modeling and generating HDL implementations eml_hdl_design_patterns: Useful MATLAB Function Block Design Patterns for HDL Stateflow Graphical tool for modeling Mealy and Moore Finite State Machines 33
34 Integrating Legacy HDL Code HDL Supported Blocks Integrate legacy HDL code in Simulink using black boxes Configure the interface to legacy HDL code HDL Verifier is a special black box 34
35 Automated Mapping to Floating Point HDL FPGA Vendor Floating Point Libraries Support for: Floating Point Altera Megafunctions Xilinx LogiCORE IP Floating Point Operator Singles and Doubles support 35
36 HDL Code Optimization 36
37 From Algorithm to Optimized RTL MATLAB and Simulink Algorithm and System Design Model Refinement for Hardware Automatic HDL Code Generation HDL Co-Simulation Behavioral Simulation Back Annotation Implement Design Synthesis Map Place & Route Verification Functional Simulation Static Timing Analysis Timing Simulation FPGA Hardware FPGA-in-the-Loop 37
38 Speed (ns) Design Space Exploration Area Constraint i2 i1 How can you easily explore different implementation solutions? i5 i3 Speed Constraint i4 Acceptable Solution Area(# LUTS, RAMS) 38
39 Hardware Design Challenges: Timing Analysis Finding the critical path in your model can be challenging 39
40 Strategies for Speed Improvement Pipelining Input / Output pipeling (Hierarchical) Distributed pipelining Delay Balancing Architectural choices, e.g. Linear, tree, cascade Factored-Canonical-Signed-Digit (FCSD) Newton-Raphson Approximation CORDIC 40
41 Identifying the critical path Integrating with P&R Timing Analysis Critical Path highlighting: Visual representation of critical path in your model Easier to identify bottlenecks of your model 41
42 Hardware Design Challenges: Balance Pipeline Registers parallel paths critical path Multiple parallel paths through your model High risk to have unmatched latencies 42
43 Hardware Design Solution: Distributed Pipelining 43
44 Strategies for Area Optimization Goal Area reduction Means Time-multiplexed re-use of resources Algorithms Resource Sharing Re-use of identical operators or atomic subsystems within algorithm Resource Streaming Re-use of vectorized operators or subsystems 44
45 Strategies for Power Optimization Power Dissipation = Static Power + Dynamic Power Static Power = Due to transistor leakage current Significant in smaller silicon geometries Dynamic Power = ½CV 2 fa Function of load capacitance, operating frequency, activity level and voltage swing Steps To Reduce Power: Smaller/Efficient Designs fixed-point optimization Reduce Clock Frequency gated clocks, multiple clocks Control Subsystem Execution gated clocks Low Power Design Libraries/FPGA Devices 45
46 Multi-rate Models to Reduce Clock Frequency Power Optimization Cycle accurate simulation and implementation Multiple or single clock implementation clk_enable clk clk_enable Timing Controller enb_1_2_1 enb_1_2_0 46
47 Control Subsystem Execution Power Optimization Enabled Subsystems Modules can be enabled and disabled 47
48 Control Subsystem Execution Power Optimization Triggered Subsystems Modules can be triggered: rising / falling / either edge 48
49 HDL Verification 49
50 Integrated HDL Verification MATLAB and Simulink Algorithm and System Design Model Refinement for Hardware Automatic HDL Code Generation HDL Co-Simulation Behavioral Simulation Back Annotation Implement Design Synthesis Map Place & Route Verification Functional Simulation Static Timing Analysis Timing Simulation FPGA Hardware FPGA-in-the-Loop 50
51 Stand-Alone HDL Verification Simulink Test bench Stimulus Simulink Design Targeted to Hardware Reference Results Automatically Generated HDL Test Bench Stimulus HDL Design Actual Results 51
52 In Out HDL Co-Simulation Re-use system level test bench Combine analysis in HDL Simulator and MATLAB/Simulink Simulink Testbench Stimulus Response Input stimuli HDL Entity Output response HDL Simulator HDL Verifier Connects HDL simulation with the Simulink environment! 52
53 FPGA-In-the-Loop Verification Re-use the MATLAB/Simulink test bench Accelerate Verification with FPGA Hardware MATLAB/ Simulink Testbench Stimulus Response Input stimuli Output response HDL Verifier Connects FPGA HW with the MATLAB environment! 53
54 HW/SW Integration on heterogeneous Systems-on-Chip (SoCs) 2013 The MathWorks, Inc. 54
55 Targeting Heterogeneous Systems Partitioning Through Execution Weights Requirements Capture Hand Code C, C++, HDL System Model Functional Design Float to Fixed Point Plant Model IDDE Simulation and Analysis Execution Weights Partitioning and Implementation through Code Generation C, C++, ASM for MCUs & DSPs IDDE VHDL, Verilog for ASICs & FPGAs Integration Final Design 55
56 Software Execution Profiling (SIL, PIL) Measures the execution time of the code on the specific target platform during PIL simulations 56 56
57 Target-specific C Code Generation Exp.: Embedded Coder Support for ARM Cortex-A9 57
58 Target-specific C Code Generation Exp.: Embedded Coder Support for ARM Cortex-A9 Access on NEON instructions for vector / matrix arithmetic operations Leverage processor peripherals efficiently 58
59 Targeting Heterogeneous Systems Partitioning Through Execution Weights Requirements Capture Hand Code C, C++, HDL System Model Functional Design Float to Fixed Point Plant Model IDDE Simulation and Analysis Execution Weights Partitioning and Implementation through Code Generation C, C++, ASM for MCUs & DSPs IDDE VHDL, Verilog for ASICs & FPGAs Integration Final Design 59
60 High-Level Design Flow Simulink Simscape SimPowerSystems Fixed-Point Designer (opt.) MATLAB Coder Simulink Coder Embedded Coder Fixed-Point Designer MATLAB Coder HDL Coder HDL Verifier 60
61 Summary 2013 The MathWorks, Inc. 61
62 Things to remember. Best Practice #1: Enable collaboration by integrating workflows with Model-Based Design Best Practice #2: Reduce development time with Automatic Code (C, HDL) generation Best Practice #3: Reduce verification time with Test Bench Reuse 62
63 Model-Based Design - Basis RESEARCH REQUIREMENTS MATLAB DESIGN Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 63
64 Model-Based Design - Basis RESEARCH REQUIREMENTS MATLAB DESIGN Simulink Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 64
65 Model-Based Design - Basis RESEARCH REQUIREMENTS MATLAB DESIGN Simulink Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION Stateflow C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 65
66 Model-Based Design - Basis RESEARCH REQUIREMENTS MATLAB DESIGN Simulink Timing and Control Logic Digital Models Environment Models Algorithms Analog Models IMPLEMENTATION TEST & VERIFICATION Stateflow Fixed-Point Designer C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 66
67 Model-Based Design HDL Code Generation RESEARCH REQUIREMENTS MATLAB DESIGN Simulink Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION Stateflow Fixed-Point Designer MATLAB Coder & HDL Coder C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 67
68 Model-Based Design HDL & FIL Verification RESEARCH REQUIREMENTS MATLAB DESIGN Simulink Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION Stateflow Fixed-Point Designer MATLAB Coder & HDL Coder C, C++ VHDL, Verilog MCU DSP FPGA ASIC SPICE Analog Hardware TEST SYSTEM HDL Verifier INTEGRATION 68
69 Model-Based Design C Code Generation RESEARCH REQUIREMENTS MATLAB DESIGN Simulink Environment Models Timing and Control Logic Digital Models Analog Models Algorithms IMPLEMENTATION TEST & VERIFICATION Stateflow Fixed-Point Designer MATLAB Coder, Simulink Coder & Embedded Coder C, C++ VHDL, Verilog SPICE MCU DSP FPGA ASIC Analog Hardware TEST SYSTEM INTEGRATION 69
70 Questions? 2013 The MathWorks, Inc. 70
71 Thank you! 2013 The MathWorks, Inc. 71
Design and Verification of FPGA Applications
Design and Verification of FPGA Applications Giuseppe Ridinò Paola Vallauri MathWorks giuseppe.ridino@mathworks.it paola.vallauri@mathworks.it Torino, 19 Maggio 2016, INAF 2016 The MathWorks, Inc. 1 Agenda
More informationIntroduction to C and HDL Code Generation from MATLAB
Introduction to C and HDL Code Generation from MATLAB 이웅재차장 Senior Application Engineer 2012 The MathWorks, Inc. 1 Algorithm Development Process Requirements Research & Design Explore and discover Design
More informationDesign and Verification of FPGA and ASIC Applications Graham Reith MathWorks
Design and Verification of FPGA and ASIC Applications Graham Reith MathWorks 2014 The MathWorks, Inc. 1 Agenda -Based Design for FPGA and ASIC Generating HDL Code from MATLAB and Simulink For prototyping
More informationImplementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks
Implementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks 2014 The MathWorks, Inc. 1 Traditional Implementation Workflow: Challenges Algorithm Development
More informationHardware Implementation and Verification by Model-Based Design Workflow - Communication Models to FPGA-based Radio
Hardware Implementation and Verification by -Based Design Workflow - Communication s to FPGA-based Radio Katsuhisa Shibata Industry Marketing MathWorks Japan 2015 The MathWorks, Inc. 1 Agenda Challenges
More informationReducing the cost of FPGA/ASIC Verification with MATLAB and Simulink
Reducing the cost of FPGA/ASIC Verification with MATLAB and Simulink Graham Reith Industry Manager Communications, Electronics and Semiconductors MathWorks Graham.Reith@mathworks.co.uk 2015 The MathWorks,
More informationIntegrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
More informationAccelerating FPGA/ASIC Design and Verification
Accelerating FPGA/ASIC Design and Verification Tabrez Khan Senior Application Engineer Vidya Viswanathan Application Engineer 2015 The MathWorks, Inc. 1 Agenda Challeges with Traditional Implementation
More informationHardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
More informationDesigning and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1
Designing and Prototyping Digital Systems on SoC FPGA Hitu Sharma Application Engineer Vinod Thomas Sr. Training Engineer 2015 The MathWorks, Inc. 1 What is an SoC FPGA? A typical SoC consists of- A microcontroller,
More informationModel-Based Design for Altera FPGAs Using HDL Code Generation The MathWorks, Inc. 1
Model-Based Design for Altera FPGAs Using HDL Code Generation Z 2011 The MathWorks, Inc. 1 Separate Views of DSP Implementation System Designer FPGA Designer Algorithm Design System Test Bench RTL Design
More informationAccelerate FPGA Prototyping with
Accelerate FPGA Prototyping with MATLAB and Simulink September 21 st 2010 Stephan van Beek Senior Application Engineer 1 From Idea to Implementation DESIGN Algorithm Development MATLAB Simulink Stateflow
More informationModeling a 4G LTE System in MATLAB
Modeling a 4G LTE System in MATLAB Part 3: Path to implementation (C and HDL) Houman Zarrinkoub PhD. Signal Processing Product Manager MathWorks houmanz@mathworks.com 2011 The MathWorks, Inc. 1 LTE Downlink
More informationMATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
More informationMaking the Most of your MATLAB Models to Improve Verification
Making the Most of your MATLAB Models to Improve Verification Verification Futures 2016 Graham Reith Industry Manager: Communications, Electronics & Semiconductors Graham.Reith@mathworks.co.uk 2015 The
More informationModel-Based Design for Video/Image Processing Applications
Model-Based Design for Video/Image Processing Applications The MathWorks Agenda Model-Based Design From MATLAB and Simulink to Altera FPGA Step-by-step design and implementation of edge detection algorithm
More informationConnecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification
Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing Manager Communications, Electronics, and Semiconductors MathWorks 2014 MathWorks,
More informationOptimize DSP Designs and Code using Fixed-Point Designer
Optimize DSP Designs and Code using Fixed-Point Designer MathWorks Korea 이웅재부장 Senior Application Engineer 2013 The MathWorks, Inc. 1 Agenda Fixed-point concepts Introducing Fixed-Point Designer Overview
More informationHardware and Software Co-Design for Motor Control Applications
Hardware and Software Co-Design for Motor Control Applications GianCarlo Pacitti Senior Application Engineer, MathWorks 2015 The MathWorks, Inc. 1 Agenda Why use Hardware and Software for motor control?
More informationDesign and Verify Embedded Signal Processing Systems Using MATLAB and Simulink
Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Giorgia Zucchelli, Application Engineer, MathWorks 10 January 2013, Technical University Eindhoven 2013 The MathWorks, Inc.
More informationDesign and Verify Embedded Signal Processing Systems Using MATLAB and Simulink
Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Giorgia Zucchelli, Application Engineer, MathWorks 17 January 2011, Technical University Eindhoven 1 Agenda Introduction to
More informationMoving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation
Moving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation Houman Zarrinkoub, PhD. Product Manager Signal Processing Toolboxes The MathWorks Inc. 2007 The MathWorks,
More informationEEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
More informationDesigning and Analysing Power Electronics Systems Using Simscape and SimPowerSystems
Designing and Analysing Power Electronics Systems Using Simscape and SimPowerSystems Gernot Schraberger Industry Manager, Europe Industrial Automation & Machinery, Energy Production MathWorks 2012 The
More informationEarly Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
More informationMotor Control: Model-Based Design from Concept to Implementation on heterogeneous SoC FPGAs Alexander Schreiber, MathWorks
Motor Control: Model-Based Design from Concept to Implementation on heterogeneous SoC FPGAs Alexander Schreiber, MathWorks 2014 The MathWorks, Inc. 1 Some components of a production application Production
More informationReal-Time Testing in a Modern, Agile Development Workflow
Real-Time Testing in a Modern, Agile Development Workflow Simon Eriksson Application Engineer 2015 The MathWorks, Inc. 1 Demo Going from Desktop Testing to Real-Time Testing 2 Key Take-Aways From This
More informationSimulink Design Environment
EE219A Spring 2008 Special Topics in Circuits and Signal Processing Lecture 4 Simulink Design Environment Dejan Markovic dejan@ee.ucla.edu Announcements Class wiki Material being constantly updated Please
More informationModel-Based Design: Design with Simulation in Simulink
Model-Based Design: Design with Simulation in Simulink Ruth-Anne Marchant Application Engineer MathWorks 2016 The MathWorks, Inc. 1 2 Outline Model-Based Design Overview Modelling and Design in Simulink
More informationExtending Model-Based Design for HW/SW Design and Verification in MPSoCs Jim Tung MathWorks Fellow
Extending Model-Based Design for HW/SW Design and Verification in MPSoCs Jim Tung MathWorks Fellow jim@mathworks.com 2014 The MathWorks, Inc. 1 Model-Based Design: From Concept to Production RESEARCH DESIGN
More informationIntro to System Generator. Objectives. After completing this module, you will be able to:
Intro to System Generator This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Explain why there is a need for an integrated
More informationDesigning and Targeting Video Processing Subsystems for Hardware
1 Designing and Targeting Video Processing Subsystems for Hardware 정승혁과장 Senior Application Engineer MathWorks Korea 2017 The MathWorks, Inc. 2 Pixel-stream Frame-based Process : From Algorithm to Hardware
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 신호처리응용을위한 Model Based Design Workflow 이웅재부장 2015 The MathWorks, Inc. 2 CASE: Software in Signal Processing Application (Medical) Medical devices are increasingly driven by complex
More information[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개
[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개 정승혁과장 Senior Application Engineer MathWorks Korea 2015 The MathWorks, Inc. 1 Outline When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed Hardware
More informationHardware and Software Co-Design for Motor Control Applications
Hardware and Software Co-Design for Motor Control Applications Jonas Rutström Application Engineering 2015 The MathWorks, Inc. 1 Masterclass vs. Presentation? 2 What s a SoC? 3 What s a SoC? When we refer
More informationTargeting Motor Control Algorithms to System-on-Chip Devices
Targeting Motor Control Algorithms to System-on-Chip Devices Dr.-Ing. Werner Bachhuber 2015 The MathWorks, Inc. 1 Why use Model-Based Design to develop motor control applications on SoCs? Enables early
More informationCodegenerierung für Embedded Systeme leicht gemacht So geht s!
Codegenerierung für Embedded Systeme leicht gemacht So geht s! Tobias Kuschmider MathWorks München, 9.07.2014 2014 The MathWorks, Inc. 1 Agenda Model-Based Design An Introduction Use of Production Code
More informationOptimization and Implementation of Embedded Signal Processing Algorithms Jonas Rutström Senior Application Engineer
Optimization and Implementation of Embedded Signal Processing Algorithms Jonas Rutström Senior Application Engineer 2016 The MathWorks, 1 Inc. Two important questions in embedded design... 1. What s your
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 웨어러블디바이스의신호분석 Senior Application Engineer 김종남 2015 The MathWorks, Inc. 2 Agenda Internet Of Things Signal Analytics and Classification : On data from wareable and mobile device
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering. Winter/Summer Training
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering Winter/Summer Training Level 2 continues. 3 rd Year 4 th Year FIG-3 Level 1 (Basic & Mandatory) & Level 1.1 and
More informationSystem-on-Chip Design for Wireless Communications
System-on-Chip Design for Wireless Communications Stamenkovic, Zoran Frankfurt (Oder), Germany, February 9-10, 2016 DFG-Workshop on Advanced Wireless Sensor Networks Agenda 1 Wireless Systems (Hardware/Software
More informationFPGA design with National Instuments
FPGA design with National Instuments Rémi DA SILVA Systems Engineer - Embedded and Data Acquisition Systems - MED Region ni.com The NI Approach to Flexible Hardware Processor Real-time OS Application software
More informationEin Modell - viele Zielsysteme
Ein Modell - viele Zielsysteme Automatische Codegenerierung aus MATLAB und Simulink Dr.-Ing. Daniel Weida 2015 The MathWorks, Inc. 1 Industry trends Code generation is expanding rapidly C C++ VHDL Verilog
More informationModel-Based Design Using Simulink, HDL Coder, and DSP Builder for Intel FPGAs By Kiran Kintali, Yongfeng Gu, and Eric Cigan
Model-Based Design Using Simulink, HDL Coder, and DSP Builder for Intel FPGAs By Kiran Kintali, Yongfeng Gu, and Eric Cigan WHITE PAPER Summary This document describes how HDL Coder from MathWorks can
More informationFour Best Practices for Prototyping MATLAB and Simulink Algorithms on FPGAs by Stephan van Beek, Sudhir Sharma, and Sudeepa Prakash, MathWorks
Four Best Practices for Prototyping MATLAB and Simulink Algorithms on FPGAs by Stephan van Beek, Sudhir Sharma, and Sudeepa Prakash, MathWorks Chip design and verification engineers often write as many
More informationMATLAB/Simulink in der Mechatronik So einfach geht s!
MATLAB/Simulink in der Mechatronik So einfach geht s! Executable s with Simulation Models Continuous Test and Verification Automatic Generation Tobias Kuschmider Applikationsingenieur 2014 The MathWorks,
More informationMODEL BASED HARDWARE DESIGN WITH SIMULINK HDL CODER
MODEL BASED HARDWARE DESIGN WITH SIMULINK HDL CODER Krasimira Filipova 1), Tsvetomir Dimov 2) 1) Technical University of Sofia, Faculty of Automation, 8 Kliment Ohridski, 1000 Sofia, Bulgaria, Phone: +359
More informationESL design with the Agility Compiler for SystemC
ESL design with the Agility Compiler for SystemC SystemC behavioral design & synthesis Steve Chappell & Chris Sullivan Celoxica ESL design portfolio Complete ESL design environment Streaming Video Processing
More informationIntroduction to DSP/FPGA Programming Using MATLAB Simulink
دوازدهمين سمينار ساليانه دانشكده مهندسي برق فناوری های الکترونيک قدرت اسفند 93 Introduction to DSP/FPGA Programming Using MATLAB Simulink By: Dr. M.R. Zolghadri Dr. M. Shahbazi N. Noroozi 2 Table of main
More informationSignal Processing Algorithms into Fixed Point FPGA Hardware Dennis Silage ECE Temple University
Signal Processing Algorithms into Fixed Point FPGA Hardware Dennis Silage silage@temple.edu ECE Temple University www.temple.edu/scdl Signal Processing Algorithms into Fixed Point FPGA Hardware Motivation
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationWhat's new in MATLAB and Simulink for Model-Based Design
What's new in MATLAB and Simulink for Model-Based Design Magnus Jung Application Engineer 2016 The MathWorks, Inc. 1 What s New? 2 Model-Based Design Workflow RESEARCH REQUIREMENTS DESIGN Scheduling Event
More informationAgenda. Introduction FPGA DSP platforms Design challenges New programming models for FPGAs
New Directions in Programming FPGAs for DSP Dr. Jim Hwang Xilinx, Inc. Agenda Introduction FPGA DSP platforms Design challenges New programming models for FPGAs System Generator Getting your math into
More informationSystem Level Design with IBM PowerPC Models
September 2005 System Level Design with IBM PowerPC Models A view of system level design SLE-m3 The System-Level Challenges Verification escapes cost design success There is a 45% chance of committing
More informationFPGA for Software Engineers
FPGA for Software Engineers Course Description This course closes the gap between hardware and software engineers by providing the software engineer all the necessary FPGA concepts and terms. The course
More informationModel to Code, Made Simple and Easy Sebastien Dupertuis Application Engineer Applications Engineering Group MathWorks Switzerland June 11, 2015
Model to Code, Made Simple and Easy Sebastien Dupertuis Application Engineer Applications Engineering Group MathWorks Switzerland June 11, 2015 2015 The MathWorks, Inc. 1 Challenges to bring an idea into
More informationA SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN
A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN Xiaoying Li 1 Fuming Sun 2 Enhua Wu 1, 3 1 University of Macau, Macao, China 2 University of Science and Technology Beijing, Beijing, China
More informationHardware and Software Co-Design for Motor Control Applications
Hardware and Software Co-Design for Motor Control Applications Gaurav Dubey Durvesh Kulkarni 2015 The MathWorks, Inc. 1 Key trend: Increasing demands from motor drives Advanced algorithms require faster
More informationModeling and Verifying Mixed-Signal Designs with MATLAB and Simulink
Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink Arun Mulpur, Ph.D., MBA Industry Group Manager Communications, Electronics, Semiconductors, Software, Internet Energy Production, Medical
More informationPerformance Verification for ESL Design Methodology from AADL Models
Performance Verification for ESL Design Methodology from AADL Models Hugues Jérome Institut Supérieur de l'aéronautique et de l'espace (ISAE-SUPAERO) Université de Toulouse 31055 TOULOUSE Cedex 4 Jerome.huges@isae.fr
More informationWhat s New in Simulink in R2015b and R2016a
What s New in Simulink in R2015b and R2016a Ruth-Anne Marchant Application Engineer 2016 The MathWorks, Inc. 1 2 Summary of Major New Capabilities for Model-Based Design RESEARCH REQUIREMENTS DESIGN Modelling
More informationA Matlab/Simulink Simulation Approach for Early Field-Programmable Gate Array Hardware Evaluation
A Matlab/Simulink Simulation Approach for Early Field-Programmable Gate Array Hardware Evaluation Celso Coslop Barbante, José Raimundo de Oliveira Computing Laboratory (COMLAB) Department of Computer Engineering
More informationChapter 1 Overview of Digital Systems Design
Chapter 1 Overview of Digital Systems Design SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 8, 2017 Why Digital Design? Many times, microcontrollers
More informationModel-Based Design: Generating Embedded Code for Prototyping or Production
Model-Based Design: Generating Embedded Code for Prototyping or Production Ruth-Anne Marchant Application Engineer MathWorks 2016 The MathWorks, Inc. 1 2 ABB Accelerates Application Control Software Development
More informationModeling HDL components for FPGAs in control applications
Modeling HDL components for FPGAs in control applications Mark Corless, Principal Application Engineer, Novi MI 2014 The MathWorks, Inc. 1 Position sensing High resolution voltage modulation Critical diagnostics
More informationCase Study on DiaHDL: A Web-based Electronic Design Automation Tool for Education Purpose
Case Study on DiaHDL: A Web-based Electronic Design Automation Tool for Education Purpose Muhammad Shoaib Iqbal Ansari, Thomas Schumann Faculty of Electrical Engineering h da University of Applied Sciences
More informationVivado HLx Design Entry. June 2016
Vivado HLx Design Entry June 2016 Agenda What is the HLx Design Methodology? New & Early Access features for Connectivity Platforms Creating Differentiated Logic 2 What is the HLx Design Methodology? Page
More informationAdvanced AC Motor Control S/W Development Sang-Ho Yoon Senior Application Engineer The MathWorks
Advanced AC Motor Control S/W Development Sang-Ho Yoon Senior Application Engineer The MathWorks 2012 The MathWorks, Inc. 1 Agenda Develop ECUs with Model-Based Design Generate Application Code for Prototyping
More informationImplementation and Verification Daniel MARTINS Application Engineer MathWorks
Implementation and Verification Daniel MARTINS Application Engineer MathWorks Daniel.Martins@mathworks.fr 2014 The MathWorks, Inc. 1 Agenda Benefits of Model-Based Design Verification at Model level Code
More informationSimplify System Complexity
1 2 Simplify System Complexity With the new high-performance CompactRIO controller Arun Veeramani Senior Program Manager National Instruments NI CompactRIO The Worlds Only Software Designed Controller
More informationMulti-Gigahertz Parallel FFTs for FPGA and ASIC Implementation
Multi-Gigahertz Parallel FFTs for FPGA and ASIC Implementation Doug Johnson, Applications Consultant Chris Eddington, Technical Marketing Synopsys 2013 1 Synopsys, Inc. 700 E. Middlefield Road Mountain
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationFive Ways to Build Flexibility into Industrial Applications with FPGAs
GM/M/A\ANNETTE\2015\06\wp-01154- flexible-industrial.docx Five Ways to Build Flexibility into Industrial Applications with FPGAs by Jason Chiang and Stefano Zammattio, Altera Corporation WP-01154-2.0 White
More informationHow Real-Time Testing Improves the Design of a PMSM Controller
How Real-Time Testing Improves the Design of a PMSM Controller Prasanna Deshpande Control Design & Automation Application Engineer MathWorks 2015 The MathWorks, Inc. 1 Problem Statement: Design speed control
More informationSimplify System Complexity
Simplify System Complexity With the new high-performance CompactRIO controller Fanie Coetzer Field Sales Engineer Northern South Africa 2 3 New control system CompactPCI MMI/Sequencing/Logging FieldPoint
More information8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments QII51017-9.0.0 Introduction The Quartus II incremental compilation feature allows you to partition a design, compile partitions
More informationFPGAs: FAST TRACK TO DSP
FPGAs: FAST TRACK TO DSP Revised February 2009 ABSRACT: Given the prevalence of digital signal processing in a variety of industry segments, several implementation solutions are available depending on
More informationAppendix SystemC Product Briefs. All product claims contained within are provided by the respective supplying company.
Appendix SystemC Product Briefs All product claims contained within are provided by the respective supplying company. Blue Pacific Computing BlueWave Blue Pacific s BlueWave is a simulation GUI, including
More informationVerilog for High Performance
Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationSimulation, prototyping and verification of standards-based wireless communications
Simulation, prototyping and verification of standards-based wireless communications Colin McGuire, Neil MacEwen 2015 The MathWorks, Inc. 1 Real Time LTE Cell Scanner with MATLAB and Simulink 2 Real time
More informationHardware Modelling. Design Flow Overview. ECS Group, TU Wien
Hardware Modelling Design Flow Overview ECS Group, TU Wien 1 Outline Difference: Hardware vs. Software Design Flow Steps Specification Realisation Verification FPGA Design Flow 2 Hardware vs. Software:
More informationDSP Builder Handbook Volume 1: Introduction to DSP Builder
DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_INTRO-4.0 Document last updated for Altera Complete Design
More informationPark Sung Chul. AE MentorGraphics Korea
PGA Design rom Concept to Silicon Park Sung Chul AE MentorGraphics Korea The Challenge of Complex Chip Design ASIC Complex Chip Design ASIC or FPGA? N FPGA Design FPGA Embedded Core? Y FPSoC Design Considerations
More informationModel-Based Embedded System Design
Model-Based Embedded System Design Pieter J. Mosterman Senior Research Scientist The MathW orks, Inc. 2007 The MathWorks, Inc. Agenda Introduction Embedded Systems Design Demo A Design Activity Dynamic
More information100M Gate Designs in FPGAs
100M Gate Designs in FPGAs Fact or Fiction? NMI FPGA Network 11 th October 2016 Jonathan Meadowcroft, Cadence Design Systems Why in the world, would I do that? ASIC replacement? Probably not! Cost prohibitive
More informationBasic Xilinx Design Capture. Objectives. After completing this module, you will be able to:
Basic Xilinx Design Capture This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: List various blocksets available in System
More informationAvnet Speedway Design Workshop
Accelerating Your Success Avnet Speedway Design Workshop Creating FPGA-based Co-Processors for DSPs Using Model Based Design Techniques Lecture 4: FPGA Co-Processor Architectures and Verification V10_1_2_0
More informationIntroducing Simulink R2012b for Signal Processing & Communications Graham Reith Senior Team Leader, UK Application Engineering
Introducing Simulink R2012b for Signal Processing & Communications Graham Reith Senior Team Leader, UK Application Engineering 2012 The MathWorks, Inc. 1 Simulink R2012b the most significant upgrade to
More informationThe Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].
Lekha IP Core: LW RI 1002 3GPP LTE Turbo Decoder IP Core V1.0 The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS 36.212 V 10.5.0 Release 10[1]. Introduction The Lekha IP 3GPP
More informationECE 111 ECE 111. Advanced Digital Design. Advanced Digital Design Winter, Sujit Dey. Sujit Dey. ECE Department UC San Diego
Advanced Digital Winter, 2009 ECE Department UC San Diego dey@ece.ucsd.edu http://esdat.ucsd.edu Winter 2009 Advanced Digital Objective: of a hardware-software embedded system using advanced design methodologies
More informationAn Overview of a Compiler for Mapping MATLAB Programs onto FPGAs
An Overview of a Compiler for Mapping MATLAB Programs onto FPGAs P. Banerjee Department of Electrical and Computer Engineering Northwestern University 2145 Sheridan Road, Evanston, IL-60208 banerjee@ece.northwestern.edu
More informationXilinx DSP. High Performance Signal Processing. January 1998
DSP High Performance Signal Processing January 1998 New High Performance DSP Alternative New advantages in FPGA technology and tools: DSP offers a new alternative to ASICs, fixed function DSP devices,
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More informationIntegrating Mechanical Design and Multidomain Simulation with Simscape
Integrating Mechanical Design and Multidomain Simulation with Simscape Steve Miller Simscape Product Manager, MathWorks 2015 The MathWorks, Inc. 1 Integrating Mechanical Design and Multidomain Simulation
More informationSoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator Embedded Computing Conference 2017 Matthias Frei zhaw InES Patrick Müller Enclustra GmbH 5 September 2017 Agenda Enclustra introduction
More informationThe SOCks Design Platform. Johannes Grad
The SOCks Design Platform Johannes Grad System-on-Chip (SoC) Design Combines all elements of a computer onto a single chip Microprocessor Memory Address- and Databus Periphery Application specific logic
More informationRapid Control Prototyping with MATLAB/Simulink Case Study: Ball-on-Wheel
Rapid Control Prototyping with MATLAB/Simulink Case Study: Ball-on-Wheel Vasco Lenzi Application Engineer MathWorks 2017 The MathWorks, Inc. 1 Introduction From Ticino, studied Mech Engineer at ETHZ Formula
More information