# SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Size: px
Start display at page:

Download "SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3"

Transcription

1 UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented with logic circuits that have only OR gates and inverters: F = (y = z)(x+y)(y+z). (Nov 15) 2. Prove that the logical sum of all minterm of Boolean function 2 variables is 1. (Nov 15) 3. Define canonical expansion. (Nov 15) 4. Convert the following hexadecimal numbers to decimal. (Nov 15) (a) (E9) (b) (3FC.8) 5. Find octal and hexadecimal for the binary number (Apr 16) 6. What is BCD? Mention its use.. (Apr 16) 7. Define Magnitude Comparator.(Nov 13) 8. What is Encoder? (Nov 13) 9. State two absorption properties of Boolean algebra.(apr 14) 10. Why NAND and NOR gates are called as universal gates? (Apr 14) 11. Convert the following decimal numbers to the indicated bases. (Nov 14) (a) to hexadecimal (b) to binary 12. Simplify the Boolean expressions to a minimum number of literals x y+xy +xy+x y. (Nov 14) 13. What is largest binary number that can be expressed with (a) 14 bits (b) 10 bits? (Nov 16) 14. Find the complement of the functions F 1 = x yz + x y z and F 2 = x(y z + yz). (Nov 16) 15. What is minterm? (Nov 16) 16. Convert the ( ) 10 to octal. (Nov 16)

2 PART B (11 Marks) 1. Minimize the given terms: πm(0,1,4,11,13,15) + πd(5,7,8) using Quine-McClusky methods and verify the results using K-map method.(nov 15) 2. (a) How are AND, OR and NOT realized with NAND gates? (Nov 15) (b) Simplify xy + xz + yz. 3. (a) Explain any four basic theorem of Boolean algebra. (Apr 16) (b) Explain any two methods of representing a negative number. 4. (a) Simplify the Boolean function. (Apr 16) F(u,x,y,z)= (0,1,2,4,5,6,8,9,12,13,14). Using Karnaugh map. 5. Demonstrate the validity of the following identities by means of truth tables: (Nov 13) (a) DeMorgan s theorem for three variables: (x+y+z)=x y z and (xyz) = x +y +z (b) The distributive law : x+yz = (x+y)(x+z) (c) The distribute law: x(y+z)=xy+xz. 6. Explain detail about Gray Code. 7. What are codes? Explain the different coes with examples. (Apr 14) 8. Simplify the following Boolean function in SOP and POS form using K-map F(A,B,C,D) = m(3,4,9,13,14,15)+ d(2,5,10,12). (Apr 14) 9. Convert the following decimal numbers to the indicated bases. (Nov 14) (c) to hexadecimal (d) to binary 10. Simplify the Boolean expressions to a minimum number of literals x y+xy +xy+x y. (Nov 14) 11. Explain in detail about Boolean function. (Nov 16) 12. What a suitable example, explain karnaugh map. (Nov 16)

3 13. Using tabulation method simplify the Boolean function F(w,x,y,z)= (2,3,4,6,7,11,12,13,14) with don t care conditions d(1,5,15). (Nov 16) 14. Simplify the Boolean function using map method F(w,x,y,z)= (0.2,4,6.8,10,12,14). (Nov 16) UNIT - II Part A (2 Marks) 1. Specify the function of a demultiplexer.(apr 16) 2. Draw the logic diagram of 3-bit even parity generator. (Apr 16) 3. Define Register. (Nov 13) 4. Define ROM. (Nov 13) 5. Mention the use of decoders. (Apr 14) 6. What is demultiplexer? Give its application. (Apr 14) 7. Mention the steps involved in design of combinational logic circuits. (Nov 14) 8. Design a circuit using NAND gate, to realize the following gate circuits: (Nov 14) (a) AND gate (b) OR gate 9. Draw a quadruple 2 to 1 line multiplexer and write its function tables.(nov 16) 10. Mention any four applications of combinational circuits.(nov 16) 11. What is full-adder? (Nov 16) 12. Draw the diagram for 3-bit parity generation. (Nov 16)(Nov 15) 13. Write an expression for borrow and difference in a full subtractor circuit. (Nov 15) 14. Draw the structure of 8:1 decoder. (Apr 16) 15. Realise the functions f1(x,y,z)= m(1,2,4,5) and f2(x,y,z)= m(1,5,7) using MUX. (Apr 16) Part B (11 Marks) 1. Design a 4 bit BCD to excess-3 code converter. Draw the logic diagram. (Nov 15)

4 2. Multiply (1011) 2 by (1101) 2 using addition and shifting operation and also draw the block diagram of 4-bit parallel multiplier. (Nov 15) 3. (a) Draw and explain the full adder circuit. (Apr 16) (b) What is code converter? Explain. 4. (a) Explain 3-to-8 line decoder with its circuit. (Apr 16) (b) What is multiplexer? Mention its use. 5. With a proper truth table and a logic diagram, explain Three to-eight-line Decoder.(Nov 13) 6. Explain the Multiplexer with its logic diagram in details. (Nov 13) 7. Construct a BCD to Excess 3 code converer using full adders. (Apr 14) 8. Explain with truth table and gate level circuits diagram for a full adder. (Apr 14) 9. Design a combinational logic circuit with three inputs and one output. The output is equal to logic-1 when the binary value of the input is less than 3. The output is logic-0 otherwise. (Nov 14) 10. Design a 4 to 1 line multiplexer and implement the same using logic gates. (Nov 14) 11. Design a three input majority combinational circuit with circuit truth table. Boolean equation and logic diagram whose output is equal to 1 if the input variable have more 1 s than 0 s. The output is 0 otherwise.(nov 16) 12. Construct a 4 to 16 line decoder with five 2 to 4 line decoders along with enable features.(nov 16) 13. Write about binary parallel adder. (Nov 16) 14. With a neat diagram, explain the concept of multiplexer. (Nov 16) 15. Implement the following function using suitable multiplexer. F(A,B,C) = m(0,2,4,6). (Apr 16) 16. Write a short note on the following: (Apr 16) (a) Magnitude comparator. (b) Parity generator.

5 UNIT - III Part A (2 Marks) 1. What are the guidelines to be followed while making state assignment? (Nov 15) 2. Design a 3 bit ring counter and find the mod of the designed counter. (Nov 15) 3. Mention the difference between combinational circuit and sequential circuit.(apr 16) 4. What is mealy model? (Apr 16) 5. Define Register. (Nov 13) 6. Define ROM. (Nov 13) 7. Write the excitation tables of JK and D flip-flops.(apr 14) 8. Draw the diagram of three-bit ring counter. (Apr 14) 9. Draw the excitation table for the JK flip-flop and mention the advantages. (Nov 14) 10. Compare the mealy and moore model. (Nov 14) 11. What is the significance of dynamic indicator in a flip-flop?(nov 16) 12. Write any two difference between serial mode and parallel mode in shift registers.(nov 16) 13. Distinguish between synchronous and asynchronous circuits. (Nov 16) 14. Differentiate flip flops from latches. (Nov 16) 15. Define modules counters. (Apr 16) 16. What is the purpose of registers? (Apr 16) Part B (11 Marks) 1. (a) Explain the operation of master-slave JK flipflop. (Nov 15) (b) Convert D flip flop to T flip flop. (Nov 15) 2. Design a synchronous up / down counter that will count up from zero to one to two to three, and will repeat whenever an external input x is logic 0 and will count down from three to two to one to zero, and will repeat whenever the external input x is logic 1. (Nov 15)

6 3. (a) Explain any three flip-flops with its characteristics equation. (Apr 16) (b) What is shift register? Explain. 4. Design a 4-bit up-down counter and explain the operation. (Apr 16) 5. Explain the Edge-Triggered D flip-flop with a neat logic diagram. (Nov 13) 6. With a neat sketch, describe the working principles of Ring Counter. (Nov 13) 7. (a) Explain the working of a master slave JK flip flop. State its advantages.(apr 14) (b) Compare Moore and Mealy circuits. 8. Design a BCD Up/Down counter using SR flip-flops. (Apr 14) 9. Draw the state diagram of a 3-bit binary counter using design the counter using sequential logic circuits.(nov 14) 10. Explain with neat sketch the principle of operation serial in and serial out shift register. Also draw the truth table for the same. (Nov 14) 11. Design a clocked synchronous sequential circuit which detects the following sequence 0110 / 1001.(Apr 16) 12. Write a short note on the following: (Apr 16) (a) Shift registers (b) Ripple counters (c) Flip flops 13. How many Flip-Flops will be complemented in a 10 bit binary ripple counter to reach the next count after the following counts (a) (b) (Nov 16) 14. The contents of a 4 bit register are initially The register is shifted 6 times to right with serial input being What are the contents of register after each shift?(nov 16) 15. Briefly explain any two flip flops with a suitable block diagram. (Nov 16) 16. Write short notes on the following : (Nov 16) (a) Ripple counter (b) Ring counter.

7 UNIT - IV Part A (2 Marks) 1. Compare static RAM dynamic RAM. (Nov 15) 2. What are hazard free digital circuits? (Nov 15) 3. Mention the concept of Hamming code. (Apr 16) 4. How many 128 * 8 RAM chips are needed to provide a memory capacity of 2048 bytes? (Apr 16) 5. What is Counter? (Nov 13) 6. What is Programmable Array Logic? (Nov 13) 7. Compare RAM and ROM. (Apr 14) 8. Define Hazard. (Apr 14) 9. Draw the logic diagram of a 4 to 1 line multiplexer. (Nov 14) 10. What is a shift register? Mention the various types of it. (Nov 14) 11. Define mask programming.(nov 16) 12. What is registered PAL?(Nov 16) 13. What is meant by field programmable logic array? (Nov 16) 14. Differentiate between ROM and PLA. (Nov 16) 15. What are the different types of memory? (Apr 16) 16. List different types of ROMs available and their application areas. (Apr 16) Part B (11 Marks) 1. With a neat block diagram, explain PLA. Implement the functions, f1(x,y,z)= m(1,2,3,7) and f2(x,y,z)= m(0,1,2,6) using 3*4*2. (Nov 15) 2. Explain state table reduction and state assignment technique using the state table given below:(nov 15)

8 Present state Next state Input(x) Output(z) Input(x) X=0 X=1 X=0 X=1 A A B 0 0 B D C 0 1 C F E 0 0 D D F 0 0 E B G 0 0 F G C 0 1 G A F (a) Explain the types of memories and their characteristics. (Apr 16) (b) What is race condition? Explain. 4. (a) Explain the characteristics of PLA with a block diagram. (Apr 16) (b) Explain the hazards in combinational circuits. 5. Describe the Programmable Logic Array in detail with a proper diagram. (Nov 13) 6. Elaborate RAM with its operations.(nov 13) 7. (a) With a neat block diagram, explain PLA.(Apr 16) (b) Implement the functions f1(x,y,z)= m(1,2,3,7) and f2(x,y,z)= m(0,1,2,6) using 3*4*2 PLA (true / complement method) (Apr 16) 8. Explain the state table reduction and state assignment technique using the state table given below. Present state Next state Input(y) Output(z) Input(x) X=0 X=1 X=0 X=1 *A A B 0 0 B D C 0 1

9 C F E 0 0 D D F 0 0 E B G 0 0 F G C 0 1 G A F 0 0 (Apr 16) 9. What do you mean by ROM? Explain its types. (Apr 14) 10. Reduce the number of states in the following state table and tabulate the Reduced state table.(apr 14) Present Next state output State x=0 x=1 x=0 x=1 a F b 0 0 b D c 0 0 c F e 0 0 d G a 1 0 e D c 0 0 f F b 1 1 g G h 0 1 h G a Draw the block diagram of a 1K * 16 RAM and explain how the read/write operation is performed.(nov 14) 12. What is hazards? Explain how the hazard occurs in combinational circuits and also the remedy for eliminating the hazard with an example. (Nov 14) 13. Derive the PLA program table for combinational circuit that sequence a three bit number and minimum the number of product terms.(nov 16) 14. Tabulate the truth table for a 8 * 4 ROM that implements the Boolean function (Nov 16) A(x,y,z) = (0,3,4,6) B(x,y,z) = (0,1,3,7)

10 C(x,y,z) = (0,5) D(x,y,z) = (0,1,4,5,7) 15. Write about error deduction and error correction techniques. (Nov 16) 16. With a neat diagram, explain circuits with latches. (Nov 16) Part A (2 Marks) UNIT - V 1. What are the different data types in Verilog HDL? (Nov 15) 2. Design a three input AND gate using Verilog. (Nov 15) 3. Mention the use of Verilog.(Apr 16) 4. Mention the difference between register and counter. (Apr 16) 5. Define Non-Blocking assignment statement. (Nov 13) 6. Write the arithmetic and Logic Verilog HDL operators. (Nov 13) 7. What you mean by HDL? (Apr 14) 8. What are the two combinational circuits in the multiplier? (Apr 14) 9. What is debounce circuit? Draw the logic circuit using SR latch. (Nov 14) 10. Define Noise margin and mention the typical value for CMOS IC. (Nov 14) 11. What is logic synthesis in HDL? (Nov 16) 12. Write the merits of VHDL? (Nov 16) 13. What is shift register? (Nov 16) 14. What is a combinational circuits? (Nov 16) 15. List the different types of modelling in Verilog.(Apr 16) 16. What is a test bench? What is its revelence in Verilog? (Apr 16)

11 Part B (11 Marks) 1. Design and implement 16: 1 Multiplexer using two 8 : 1 MUX in Verilog HDL. (Nov 15) 2. Model a 4 bit linear feedback shift register using Verilog HDL. (Nov 15) 3. Explain the HDL for combinational circuits. (Apr 16) 4. Explain HDL description for binary multiplier. (Apr 16) 5. Give the HDL design module of a Half-Adder. (Nov 13) 6. Elaborate various Levels of Design Description in Verilog. (Nov 13) 7. How Registers and counters can be described in HDL at behaviour level? Explain. (Apr 14) 8. Discuss in detail about HDL description for Binary multiplier. (Apr 14) 9. Write a VHDL model that describes the operation of a shift register. Use notations for input, output, mode control inputs, left and right serial inputs. (Nov 14) 10. (a) Write VHDL code for a full adder using logic equation. (Nov 14) (b) Write a VHDL description of the 4-bit counter. 11. Write and verify a Verilog model of a D Flip-Flops having synchronous set.(nov 16) 12. Design a HDL behavioural description of a 4 bit register with parallel load and asynchronous clear.(nov 16) 13. Explain in detail about sequential circuits. (Nov 16) 14. Write about Registers and Counters. (Nov 16) 15. Design a 4bit linear shift register using Verilog HDL. (Apr 16) 16. Design and implement a full adder using Verilog HDL (Apr 16) (a) Gate level modelling. (b) Structural modelling (using half adder)

### R10. II B. Tech I Semester, Supplementary Examinations, May

SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

### Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

### VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY & COMPUTER SCIENCE AND ENGINEERING QUESTION BANK II SEMESTER CS6201- DIGITAL PRINCIPLE AND SYSTEM DESIGN

### DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many

### VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

### VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Academic Year 2018 19 III SEMESTER CS8351-DIGITAL PRINCIPLES AND SYSTEM DESIGN Regulation

### SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : STLD(16EC402) Year & Sem: II-B.Tech & I-Sem Course & Branch: B.Tech

### Injntu.com Injntu.com Injntu.com R16

1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder

### B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

### (ii) Simplify and implement the following SOP function using NOR gates:

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be

### Code No: 07A3EC03 Set No. 1

Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

### HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

### BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

### COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

### 10EC33: DIGITAL ELECTRONICS QUESTION BANK

10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function

### R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

### PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

II B. Tech II Semester Regular Examinations, May/June 2015 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A

### INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500043 Course Name : DIGITAL LOGIC DESISN Course Code : AEC020 Class : B Tech III Semester Branch : CSE Academic Year : 2018 2019

### INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : DIGITAL LOGIC DESISN Code : AEC020 Class : B Tech III Semester

### UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

SUBJECT NAME: DIGITAL LOGIC CIRCUITS YEAR / SEM : II / III DEPARTMENT : EEE UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 1. What is variable mapping? 2. Name the two canonical forms for Boolean algebra.

### KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL

### Scheme G. Sample Test Paper-I

Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

### DE Solution Set QP Code : 00904

DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and

### SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

### R07

www..com www..com SET - 1 II B. Tech I Semester Supplementary Examinations May 2013 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, EIE, BME, ECC) Time: 3 hours Max. Marks: 80 Answer any FIVE Questions

### CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...

### END-TERM EXAMINATION

(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

### R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input

### Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

### II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic

### Question Total Possible Test Score Total 100

Computer Engineering 2210 Final Name 11 problems, 100 points. Closed books, closed notes, no calculators. You would be wise to read all problems before beginning, note point values and difficulty of problems,

### CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES. 1) Simplify the boolean function using tabulation method. F = (0, 1, 2, 8, 10, 11, 14, 15) List all

### SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

### Hours / 100 Marks Seat No.

17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)

### KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class

### APPENDIX A SHORT QUESTIONS AND ANSWERS

APPENDIX A SHORT QUESTIONS AND ANSWERS Unit I Boolean Algebra and Logic Gates Part - A 1. Define binary logic? Binary logic consists of binary variables and logical operations. The variables are designated

### Switching Theory & Logic Design/Digital Logic Design Question Bank

Switching Theory & Logic Design/Digital Logic Design Question Bank UNIT I NUMBER SYSTEMS AND CODES 1. A 12-bit Hamming code word containing 8-bits of data and 4 parity bits is read from memory. What was

### UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess

### 3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog

### 1. Mark the correct statement(s)

1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another

### QUESTION BANK FOR TEST

CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

### DIGITAL ELECTRONICS. Vayu Education of India

DIGITAL ELECTRONICS ARUN RANA Assistant Professor Department of Electronics & Communication Engineering Doon Valley Institute of Engineering & Technology Karnal, Haryana (An ISO 9001:2008 ) Vayu Education

### Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Table of Contents 1. Introduction to Digital Logic 1 1.1 Background 1 1.2 Digital Logic 5 1.3 Verilog 8 2. Basic Logic Gates 9

### St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of

### GATE CSE. GATE CSE Book. November 2016 GATE CSE

GATE CSE GATE CSE Book November 2016 GATE CSE Preface This book is made thanks to the effort of GATE CSE members and Praneeth who made most of the latex notes for GATE CSE. Remaining work of completing

### Hours / 100 Marks Seat No.

17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,

### ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)

### Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Course Batch Semester Subject Code Subject Name B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits Part-A 1 Define De-Morgan's theorem. 2 Convert the following hexadecimal number to decimal

### Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019

### Digital Logic Design Exercises. Assignment 1

Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system

### Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

3.1 Combinational Circuits 2 Chap 3. logic circuits for digital systems: combinational vs sequential Combinational Logic Design Combinational Circuit (Chap 3) outputs are determined by the present applied

### R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai- 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT - I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean

### Experiment 3: Logic Simplification

Module: Logic Design Name:... University no:.. Group no:. Lab Partner Name: Mr. Mohamed El-Saied Experiment : Logic Simplification Objective: How to implement and verify the operation of the logical functions

### MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the

### Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

DEMORGAN'S THEOREMS One of DeMorgan's theorems stated as follows: The complement of a product of variables is equal to the sum of the complements of the variables. DeMorgan's second theorem is stated as

### Written exam for IE1204/5 Digital Design Thursday 29/

Written exam for IE1204/5 Digital Design Thursday 29/10 2015 9.00-13.00 General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 08-7904487 Exam text does not have to be returned when

### DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development

### CS8803: Advanced Digital Design for Embedded Hardware

CS883: Advanced Digital Design for Embedded Hardware Lecture 2: Boolean Algebra, Gate Network, and Combinational Blocks Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883

### MLR Institute of Technology

MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN

UNIT II - COMBINATIONAL LOGIC Part A 2 Marks. 1. Define Combinational circuit A combinational circuit consist of logic gates whose outputs at anytime are determined directly from the present combination

### INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.

### Chapter 4. Combinational Logic

Chapter 4. Combinational Logic Tong In Oh 1 4.1 Introduction Combinational logic: Logic gates Output determined from only the present combination of inputs Specified by a set of Boolean functions Sequential

### COMBINATIONAL LOGIC CIRCUITS

COMBINATIONAL LOGIC CIRCUITS 4.1 INTRODUCTION The digital system consists of two types of circuits, namely: (i) Combinational circuits and (ii) Sequential circuits A combinational circuit consists of logic

### Simplification of Boolean Functions

Simplification of Boolean Functions Contents: Why simplification? The Map Method Two, Three, Four and Five variable Maps. Simplification of two, three, four and five variable Boolean function by Map method.

### 2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Code No: A109211202 R09 Set No. 2 1. (a) Explain the purpose of the following registers: i. IR ii. PC iii. MDR iv. MAR. (b) Explain with an example the steps in subtraction of two n-digit unsigned numbers.

### DIGITAL ELECTRONICS. P41l 3 HOURS

UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER

### Digital System Design with SystemVerilog

Digital System Design with SystemVerilog Mark Zwolinski AAddison-Wesley Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown Sydney Tokyo

### NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 1 BOOLEAN ALGEBRA AND LOGIC GATES Review of binary

### CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS

Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler

### Digital Design. Verilo. and. Fundamentals. fit HDL. Joseph Cavanagh. CRC Press Taylor & Francis Group Boca Raton London New York

Digital Design and Verilo fit HDL Fundamentals Joseph Cavanagh Santa Clara University California, USA CRC Press Taylor & Francis Group Boca Raton London New York CRC Press is an imprint of the Taylor &

### CS/IT DIGITAL LOGIC DESIGN

CS/IT 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester CS/IT DIGITAL LOGIC DESIGN Time: Three Hours 1. a) Flip-Flop Answer

28 The McGraw-Hill Companies, Inc. All rights reserved. 28 The McGraw-Hill Companies, Inc. All rights reserved. All or Nothing Gate Boolean Expression: A B = Y Truth Table (ee next slide) or AB = Y 28

### Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Your Name: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY DAVIS IRVINE LOS ANGELES RIVERSIDE SAN DIEGO SAN FRANCISCO Department of Electrical Engineering and Computer Sciences SANTA BARBARA SANTA CRUZ CS

### Reference Sheet for C112 Hardware

Reference Sheet for C112 Hardware 1 Boolean Algebra, Gates and Circuits Autumn 2016 Basic Operators Precedence : (strongest),, + (weakest). AND A B R 0 0 0 0 1 0 1 0 0 1 1 1 OR + A B R 0 0 0 0 1 1 1 0

### MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

### ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

ECE 331: N0 ECE230 Review Professor Andrew Mason Michigan State University Spring 2013 1.1 Announcements Opening Remarks HW1 due next Mon Labs begin in week 4 No class next-next Mon MLK Day ECE230 Review

### EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE 1 Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates, and output

### Combinational Logic Circuits

Combinational Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has

### II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.

14CS IT302 November,2016 II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Discrete Mathematical Structures (4X12=48 Marks) 1. Answer all questions (1X12=12 Marks) a (Pv~P) is

### This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

About the Tutorial Computer Logical Organization refers to the level of abstraction above the digital logic level, but below the operating system level. At this level, the major components are functional

### Chapter 3. Gate-Level Minimization. Outlines

Chapter 3 Gate-Level Minimization Introduction The Map Method Four-Variable Map Five-Variable Map Outlines Product of Sums Simplification Don t-care Conditions NAND and NOR Implementation Other Two-Level

### 1. Draw general diagram of computer showing different logical components (3)

Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the

### TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3

### UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

UNIT-4 BOOLEAN LOGIC Boolean algebra is an algebra that deals with Boolean values((true and FALSE). Everyday we have to make logic decisions: Should I carry the book or not?, Should I watch TV or not?

### IA Digital Electronics - Supervision I

IA Digital Electronics - Supervision I Nandor Licker Due noon two days before the supervision 1 Overview The goal of this exercise is to design an 8-digit calculator capable of adding

### Model EXAM Question Bank

VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI Department of Information Technology Model Exam -1 1. List the main difference between PLA and PAL. PLA: Both AND and OR arrays are programmable

### D I G I T A L C I R C U I T S E E

D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,

### : : (91-44) (Office) (91-44) (Residence)

Course: VLSI Circuits (Video Course) Faculty Coordinator(s) : Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Chennai 600036 Email Telephone : srinis@iitm.ac.in,

### Topics. Midterm Finish Chapter 7

Lecture 9 Topics Midterm Finish Chapter 7 ROM (review) Memory device in which permanent binary information is stored. Example: 32 x 8 ROM Five input lines (2 5 = 32) 32 outputs, each representing a memory

### NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

No part of this publication may be reproduced or distributed in any form or any means, electronic, mechanical, photocopying, or otherwise without the prior permission of the author. GATE SOLVED PAPER Computer

### CS470: Computer Architecture. AMD Quad Core

CS470: Computer Architecture Yashwant K. Malaiya, Professor malaiya@cs.colostate.edu AMD Quad Core 1 Architecture Layers Building blocks Gates, flip-flops Functional bocks: Combinational, Sequential Instruction

### Unit-IV Boolean Algebra

Unit-IV Boolean Algebra Boolean Algebra Chapter: 08 Truth table: Truth table is a table, which represents all the possible values of logical variables/statements along with all the possible results of