# END-TERM EXAMINATION

Size: px
Start display at page:

Transcription

1 (Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: DEC Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum Marks: 60 Note: Attempt all five questions. Q. 1. (a) Convert decimal number 5741 into hexadecimal. (2) (b) Convert binary to Gray Code. (2) (c) Solve the following. (2) (i) = X 10 (ii) F8E = X 10 (d) Convert SR flip flop to T-Flip flop. (2) (e) Write minterms of y z + x. (2) (f) What do RST7.5, RST6.5, RST5.5 stand for. (1) (g) Find the percentage resolution of D/A converter having 9-bits. (2) (h) Differentiate between latch and flip-flop. (2) (i) Figure shows a D/A converter analog with op-amp. Find the output of opamp, if the input digital signal is Assume that binary 1 represents 5V. (3) I k Ω D 0 I 1 50 k Ω 10 k Ω D 1 I 2 25 k Ω - + D 2 D 3 I k Ω (j) Implement F(x, y, z) = Σ (0, 6). (2) Q. 2. (a) Simplify the Boolean function F in sum of product using the don t care condition d. F = y + x z d = yz + xy (5) (b) Realize NOT, AND, OR gate using universal NOR gate. (5) OR

2 (a) Simplify the following logical expression. (5) F= AB + ABC + ABCD + ABCD F= A + BC + D(E + F) (b) Design a logic diagram which converts BCD to excess 3-code. (5) Q. 3. (a) Form a multiplexer to give 4:1 mux using three 2:1 mux. (5) (b) Obtain the simplified expression in product of sums F (w, x, y, z) = π(0, 1, 2, 4, 10, 11). (5) OR (a) Minimize the logical expression and implement in SOP form F (A, B, C, D) = Σ m (0, 1, 6, 8, 12, 14, 15). (5) (b) Implement a bit full adder using 8:1 Mux. (5) Q. 4. (a) Explain how a 555 timer mono state multi-vector can be used as frequency divider. (6) (b) Draw a logic diagram and timing diagram for a Johnson counter of mod 4. (4) OR (a) Write short notes on bi-directional shift register. (5) (b) Design a 3-bit synchronous counter using JK flip-flop for the transition state shown below :- (5)

3 Q. 5. (a) Differentiate between control bus and data bus. (3) (b) How is ROM classified? Explain each of the classification. (3) (c) Explain the use of an op-amp as a comparator. (4) OR (a) Differentiate between GAL and PLA. (4) (c) What is dual-slope A/D converter? Draw its circuit and explain its working. (6)

4 (Please Write your Exam Roll No. immediately) Roll No... END-TERM EXAMINATION FIRST SEMESTER [MCA] - DECEMBER 2005 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours (Batch 2004 & 2005) Maximum Marks: 60 Note: Attempt any five questions. All question carry equal marks. Q. 1. (a) Explain AND, OR and NOT gate using diodes and transistor circuit. (b) Find the 16 complement of AF3B (c) Convert AF3B to binary. (d) What is the largest binary number that can be expressed with 12 bits? What is the equivalent decimal and hexadecimal? (e) What is the exact number 6-bytes in a system that contain. (i) 32K Bytes (ii) 64 M Bytes (iii) 6.4 G Bytes Q. 2. (a) Simplify the following Boolean function using five variable mps. F(A, B, C, D, E) = (0, 1, 4, 5, 16, 17, 21, 25, 29) (b) Simplify the following Boolean function in the product of sums :- F (W, X, Y, Z) = (0, 2, 5, 6, 8, 10) Q. 3. (a) Design a 4-bit gray code to binary code converter. (b) Design a 4-bit circuit incrementer using four half adder. Q. 4. (a) Construct a 4-to-16-line decoder with five 2-to-4-line decoder with enable. (b) Design a BCD adder subtractor circuit. Q. 5. (a) Design a 3-bit synchronous counter using D flip-flop. (b) Design a serial 2 s complementer with a shaft register and a flip-flop. The binary number is shifter out from one side and its 2 s complement shifted into the other side of the shift register. Q. 6. (a) Explain internal diagram of OP-Amp. (b) Draw the architecture of 8085 microprocessor.

5 Q. 7. (a) Explain R-2R DAC. (b) Explain successive approximation ADC. Q. 8. Write short note (any two) :- (a) PLD (b) PAI (c) CAM

6 (Please Write your Exam Roll No. immediately) Roll No... END-TERM EXAMINATION FIRST SEMESTER [MCA] - DECEMBER 2004 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum Marks: 60 Note: Attempt any five questions. Q. 1. (a) Reduce the following:- (i) AB + A + AB (ii) (AB + C) (AC + BC) + ABC + AB (b) Give the block diagram of exclusive OR (XOR) gate using 4 NAND gates only. Write its truth table also. (c) Subtract (01001) 2 from (01000) 2 using (i) 1 s Complement method. (ii) 2 s Complement method. (d) What is the range of signed and unsigned decimal values that can be represented by 8-bits? Q. 2. (a) Perform the BCD addition of numbers 286 and 548. (b) Design a Gray to Binary code converter using NAND gates only. F (W, X, Y, Z) = (0, 2, 5, 6, 8, 10) (c) Convert the decimal number 3567 to (i) Hexadecimal Number (ii) Octal Number Q. 3. (a) Show how the following expression can be implemented using NAND gates only. X= (A+B) (C+D) (b) For the following circuit, determine the Boolean function for the output F. Also obtain an equivalent circuit with fever NOR gates.

7 A B C F A B B Q. 4. (a) Minimize the four variable logic function. f(a, B, C, D) = (A + B + C + D) (A + C + D).(A + B + C + D). (B + C ).(B + C).(A + B).(B + D) (b) Implement the expression using 8:1 multiplexer f (A, B, C, D) = m(0, 2, 3, 6, 8, 9, 11, 14) Q. 5. (a) What do you understand by race around condition in a J-K flip flop? How is it removed in J-K master Slave flip-flop? Explain the working of masterslave flip-flop in detail by giving its block diagram and truth table. (b) Design a J-K type synchronous counter to count the following states. 5, 8, 2, 7, 13, 0, 5,.. Q. 6. (a) Explain the working of an 8-bit serial-in-parallel-out shift register by giving its block diagram. How long will an 8 bit binary number take in this register if the lock frequency is (i) 1 Mhz (ii) 5 Mhz. (b) Explain the working of an OP-AMP based Schmitt Trigger Circuit. Q. 7. (a) Explain the ladder method of a D/A converter. How does this method overcome the disadvantages of a weighted register method? (b) Show how to expand 256 x 4 RAMs to obtain a memory expansion of 1024 x 4. Q. 8. (a) Give and explain the concept of a tri-state buffer circuit. Write its advantages also (b) What is a microprocessor? Give the pin diagram of an 8085 µp and briefly explain the pin architecture. Give your answer with reference to the system bus architecture and register organization of 8085 µp

8 (Please Write your Exam Roll No. immediately) Roll No... END-TERM EXAMINATION FIRST SEMESTER [MCA] - DECEMBER 2002 Paper Code: MCA-103 Subject: Digital System Time: 3 Hours Maximum Marks: 60 Note: Attempt any five questions. All question carry equal marks. Q. 1. (a) Convert the following numbers into decimal: ( ) 2, (16.5) 16 and (26.24) 8 ( ) 2, (132) 8, (5A9) 16 (b) The state of a 12-Bit register is What is its content if it represents. (i) Three decimal digits in BCD. (ii) Three decimal digits in the excess-3 code. (iii) Three decimal digits in the 8421 code. Q. 2. (a) Explain the function of Bipolar junction transistor. Differentiate between BJT and Schottky Transistor. (b) Explain field effect transistor. Differentiate between FET and BJT. Q. 3. (a) Simplify the following Boolean function in (i) Sum of product and (ii) Product of Sums F(A, B, C, D)= (0, 1, 2, 5, 8, 9, 10) (b) Design a 31 x 1 multiplexer using two 16 x 1 multiplexer and one OR gate. Q. 4. (a) Design a 3-bit Binary to Gray code and Gray to Binary code converter. (b) Design a 4-bit Adder with carry look ahead generator. Q. 5. (a) Design a 3-bit counter using T-flip flop (b) Design a 4-Bit Right Shift Register. Q. 6. (a) Find the output waveform of an OP Amp under the following conditions. (i) Inverted input terminal connected to ground and a sinusoidal signal of 4v peak at the non-inverting input. (ii) Non-inverting input terminal connected to ground and a sinusoidal signal of 4v peak at the inverting input.

9 (b) Design a square wave generator using Schmitt trigger and draw a waveform. Explain in detail. Q. 7. (a) Explain functional Block diagram of 8085 microprocessor. (b) What is Analog to digital converter? How many types of ADC can be designed? Explain any one ADC design technique. Q. 8. Write short note (a) CCD (b) Content Addressable Memory

10 (Please Write your Exam Roll No. immediately) Roll No... END-TERM EXAMINATION FIRST SEMESTER [MCA] - DECEMBER 2001 Paper Code: MCA-103 Subject: Digital System Time: 3 Hours Maximum Marks: 60 Note: Attempt any five questions. All question carry equal marks. Q. 1. (a) Perform the conversions: (i) (.6875) 10 to octal. (ii) (250) 10 to base 4. (b) (i) Convert to hexadecimal (ii) Convert 2AC5.D to decimal. (c) Perform subtraction using 2 s complement and 1 s complement Check the result by straight subtraction. (d) (i) Name any one reflected code and one weighted code. (ii) What do you mean by parity? How is a parity bit used in error detection? Q. 2. (a) Define the following terms (i) FET (ii) CMOS (b) Simplify using K-maps and realize using NAND gates F= m (0, 1, 2, 3, 11, 12, 14, 15) (c) Design a 4-bit ADDER / SUBTRACTOR circuit with ADD / SUB line. Q. 3. (a) Explain parity generator / checker. Give block diagram of a 9-bit odd parity checker using single and an inverter. (b) Name the various flags in 8086 microprocessor (c) Briefly explain any 4 characteristics of digital IC s SECTION B Q. 4. (a) Design a synchronous decade counter. Describe what do you understand by lock up condition. (b) Explain the working of a shift register with the help of an example.

11 Q. 5. (a) What are A/D and D/A converters? Explain any one of the two with an example. (b) Briefly explain the following (i) PLD (ii) Instruction set of a microprocessor. Q. 6. (a) Discuss various types of ROMs (b) Write short note on CAM. (c) Explain with diagram the working of a bipolar RAM cell. Q. 7. (a) What is race around condition? How is this solved in flip-flops? (b) What are parity encoders Q. 8. (a) Explain various arithmetic instructions of 8085 microprocessor. (b) Briefly explain the interrupt system of (c) What are the major drawbacks of using high level languages?

12 (Please Write your Exam Roll No. immediately) Roll No... END-TERM EXAMINATION FIRST SEMESTER [MCA] - DECEMBER 2001 Paper Code: MCA-103 Subject: Digital System Time: 3 Hours Maximum Marks: 60 Note: Attempt five questions in all including Q. No.1 which is compulsory. Q. 1. (a) Simplify the following Boolean functions 3 (i) F (A, B, C) = (0, 2, 4, 5, 6) (ii) F (w, x, y, z) = (0, 2, 8, 9, 10, 11, 14, 15) (b) What is Don t Care condition. 2 (c) Differentiate between:- 4 (i) Combinational and sequential circuit (ii) Static and Dynamic RAM (iii) Volatile and Non-Volatile memory. (d) Explain the following terms:- 6 (i) Latch (ii) Trigger (iii) Ex-OR gate (iv) Complement Number (v) State Table (vi) Register (e) Show that a JK Flip-flop can be converted into a D Flip-flop with an inverter between J & K inputs. 4 (f) Convert following number as directed:- 3 (i) Decimal to Binary (ii) 5A9 Hexadecimal to decimal (iii) 2747 Decimal to Octal (iv) 132 Octal to Binary (g) Write short notes on Any four:- 8 (i) Multiplexer (ii) TTL (iii) R-S flip flop (iv) Binary Counter (v) CCD (vi) Tunnel Diode Q. 2. (a) Design a full subtractor using NAND and NOR gates. 4 (b) Describe CMOS logic circuit using a two input AND gate circuit. 3.5

13 Q. 3. (a) Give functional block diagram of 8085 microprocessor. 3.5 (b) Give various I/O and Interfacing devices used with 8085 along with their functions and chip numbers. 4 Q. 4. (a) Design a 4 x 1 multiplexer. 4 (b) Give a functional diagram for 4-bit register with parallel load. 3.5 Q. 5. (a) Show the circuit of a 5 x 32 decoder constructed with four 3x8 decoder (with enabled inputs) and one 2 x 4 decoder. 4 (b) How does a content addressable memory work? 3.5 Q. 6. (a) What is A/D converter? Explain its working. Give its applications. 4 (b) What is PLA? Implement following function using PLA 3.5 Z = x * y + y * w Q. 7. (a) What is De-Morgan s Law? Show that any sum of product circuit can be converted into product of sum circuit using an example. 3.5 (b) Design an 8-bit ripple counter. 4 Q. 8. (a) Explain the working of Master slave flip flop. 3.5 (b) Design a 4-bit left shift register. 4 Q. 9. (a) Give a functional diagram of ALU. 3.5 (b) Design a Seven Segment Display circuit

14 (Please Write your Exam Roll No. immediately) Roll No... END-TERM EXAMINATION FIRST SEMESTER [MCA] - DECEMBER 2001 Paper Code: MCA-103 Subject: Digital System Time: 3 Hours Maximum Marks: 60 Q. 1. Do as directed (Any 6) (a) Convert the following decimal nos. equivalent hexadecimal (do not convert decimal to binary first and then to hexadecimal). Show the steps. (i) 262 (ii) 397 (b) Convert the following decimal nos. into binary nps. using 9s and 10s complement. (i) 2122 (ii) (c) Perform the following subtraction using 2 s complement. Indicate the sign of the result (i) (ii) (d) How can you connect NAND to get the following. (i) AND Gate (ii) OR Gate (e) Draw a logic circuit for F = A BC + ABC Next simplify the equation with Boolean algebra and draw the simplified logic circuit. (f) Realize the following: using 8:1 multiplexer F = m (0, 3, 5, 6, 9, 10, 12, 15) (g) Define the following (i) Digital Comparator (ii) Bi-polar Junction Transistor Q. 2. Answer the following (i) Minimize the following function F = m (0, 3, 5, 6, 9, 10, 12, 15) (ii) Explain the operation of 4-bit bi-directional shift register. (iii) Convert the following to POS form. Q. 3. Write short notes (a) Full Subtractor (b) ALU (74181) AB + A (B + C) (D + B)

15 (c) Master-Slave Flip-flop SECTION B Q. 4. (a) Design a counter with the following specifications (i) The counter is to work in mod-5 when control input is 0. (ii) The counter is to work in mod-8 mode when control input is 1. (b) Define the following (i) set-up time (t setup ) (ii) hold time(t hold ) Q. 5. (a) A J-K flip flop is to be used to get a T flip flop. (b) Explain the race around condition in J-K flip flop. Q. 6. Describe in detail the working of 8086 up giving the entire register set and other components. Explain the working of BIU and EU hoe the 16 bit offset in 8086 are converted to 20 bit addresses. Q. 7. (a) Design a circuit to follow the given sequence T flip flop (b) Explain the working of Monostable multi-vibrator. Q. 8. Describe the following (a) PLA s (b) Parity Generator (c) High level language (d) Logical instruction of 8085 (e) Types of ROM Q. 9. (a) Show that (NAND) is functionally a complete set of gates. (b) What is RAM? Describe the different types of RAM. (c) What is meant by Direct and Indirect addressing in Explain with examples

### VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

### Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

### B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

### R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

### Scheme G. Sample Test Paper-I

Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

### CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...

### R10. II B. Tech I Semester, Supplementary Examinations, May

SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

### Hours / 100 Marks Seat No.

17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,

### HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

### SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

### Code No: 07A3EC03 Set No. 1

Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,

### Injntu.com Injntu.com Injntu.com R16

1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder

### Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Course Batch Semester Subject Code Subject Name B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits Part-A 1 Define De-Morgan's theorem. 2 Convert the following hexadecimal number to decimal

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

### INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : DIGITAL LOGIC DESISN Code : AEC020 Class : B Tech III Semester

### COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA

### Hours / 100 Marks Seat No.

17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)

### UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess

### BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES

### (ii) Simplify and implement the following SOP function using NOR gates:

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be

### R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

### SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : STLD(16EC402) Year & Sem: II-B.Tech & I-Sem Course & Branch: B.Tech

### SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented

### R07

www..com www..com SET - 1 II B. Tech I Semester Supplementary Examinations May 2013 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, EIE, BME, ECC) Time: 3 hours Max. Marks: 80 Answer any FIVE Questions

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering

### DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many

### DE Solution Set QP Code : 00904

DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and

### VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY & COMPUTER SCIENCE AND ENGINEERING QUESTION BANK II SEMESTER CS6201- DIGITAL PRINCIPLE AND SYSTEM DESIGN

### SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

### II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic

### INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500043 Course Name : DIGITAL LOGIC DESISN Course Code : AEC020 Class : B Tech III Semester Branch : CSE Academic Year : 2018 2019

### KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL

### VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Academic Year 2018 19 III SEMESTER CS8351-DIGITAL PRINCIPLES AND SYSTEM DESIGN Regulation

### 10EC33: DIGITAL ELECTRONICS QUESTION BANK

10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function

### UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

SUBJECT NAME: DIGITAL LOGIC CIRCUITS YEAR / SEM : II / III DEPARTMENT : EEE UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 1. What is variable mapping? 2. Name the two canonical forms for Boolean algebra.

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III) Post Code - 302 Area: Instrumentation COMPUTER PROGRAMMING AND APPLICATION 1. OVERVIEW OF PROGRAMMING: Steps in program development, problem identification,

### DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development

### 3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog

### Digital Logic Design Exercises. Assignment 1

Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system

### KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class

### MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the

### QUESTION BANK FOR TEST

CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

### ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)

### Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019

### Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

### DIGITAL ELECTRONICS. Vayu Education of India

DIGITAL ELECTRONICS ARUN RANA Assistant Professor Department of Electronics & Communication Engineering Doon Valley Institute of Engineering & Technology Karnal, Haryana (An ISO 9001:2008 ) Vayu Education

### CS/IT DIGITAL LOGIC DESIGN

CS/IT 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester CS/IT DIGITAL LOGIC DESIGN Time: Three Hours 1. a) Flip-Flop Answer

### R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai- 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT - I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean

### 2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Code No: A109211202 R09 Set No. 2 1. (a) Explain the purpose of the following registers: i. IR ii. PC iii. MDR iv. MAR. (b) Explain with an example the steps in subtraction of two n-digit unsigned numbers.

### Switching Theory & Logic Design/Digital Logic Design Question Bank

Switching Theory & Logic Design/Digital Logic Design Question Bank UNIT I NUMBER SYSTEMS AND CODES 1. A 12-bit Hamming code word containing 8-bits of data and 4 parity bits is read from memory. What was

### 1. Draw general diagram of computer showing different logical components (3)

Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the

### CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES. 1) Simplify the boolean function using tabulation method. F = (0, 1, 2, 8, 10, 11, 14, 15) List all

### PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

II B. Tech II Semester Regular Examinations, May/June 2015 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A

### Computer Logical Organization Tutorial

Computer Logical Organization Tutorial COMPUTER LOGICAL ORGANIZATION TUTORIAL Simply Easy Learning by tutorialspoint.com tutorialspoint.com i ABOUT THE TUTORIAL Computer Logical Organization Tutorial Computer

### Scheme I. Sample Question Paper

Sample Question Paper Marks : 70 Time:3 Hrs. Q.1) Attempt any FIVE of the following :- 10 Marks (5X2) (a) Draw the symbol and write the truth table of Universal Gates. (b) In a 3 variable K Map if there

### This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

About the Tutorial Computer Logical Organization refers to the level of abstraction above the digital logic level, but below the operating system level. At this level, the major components are functional

### Question Total Possible Test Score Total 100

Computer Engineering 2210 Final Name 11 problems, 100 points. Closed books, closed notes, no calculators. You would be wise to read all problems before beginning, note point values and difficulty of problems,

### MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

### DIGITAL ELECTRONICS. P41l 3 HOURS

UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER

### UNIT- V COMBINATIONAL LOGIC DESIGN

UNIT- V COMBINATIONAL LOGIC DESIGN NOTE: This is UNIT-V in JNTUK and UNIT-III and HALF PART OF UNIT-IV in JNTUA SYLLABUS (JNTUK)UNIT-V: Combinational Logic Design: Adders & Subtractors, Ripple Adder, Look

INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input

### 1. Mark the correct statement(s)

1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another

### CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES This chapter in the book includes: Objectives Study Guide 9.1 Introduction 9.2 Multiplexers 9.3 Three-State Buffers 9.4 Decoders and Encoders

### NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 1 BOOLEAN ALGEBRA AND LOGIC GATES Review of binary

### UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents Memory: Introduction, Random-Access memory, Memory decoding, ROM, Programmable Logic Array, Programmable Array Logic, Sequential programmable

### DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the

### D I G I T A L C I R C U I T S E E

D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,

### APPENDIX A SHORT QUESTIONS AND ANSWERS

APPENDIX A SHORT QUESTIONS AND ANSWERS Unit I Boolean Algebra and Logic Gates Part - A 1. Define binary logic? Binary logic consists of binary variables and logical operations. The variables are designated

### Combinational Logic Circuits

Combinational Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has

### COMBINATIONAL LOGIC CIRCUITS

COMBINATIONAL LOGIC CIRCUITS 4.1 INTRODUCTION The digital system consists of two types of circuits, namely: (i) Combinational circuits and (ii) Sequential circuits A combinational circuit consists of logic

### 6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

6. Combinational Circuits George Boole (85 864) Claude Shannon (96 2) Signals and Wires Digital signals Binary (or logical ) values: or, on or off, high or low voltage Wires. Propagate digital signals

### LABORATORY MANUAL VLSI DESIGN LAB EE-330-F

LABORATORY MANUAL VLSI DESIGN LAB EE-330-F (VI th Semester) Prepared By: Vikrant Verma B. Tech. (ECE), M. Tech. (ECE) Department of Electrical & Electronics Engineering BRCM College of Engineering & Technology

### BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

BUILDING BLOCKS OF A BASIC MICROPROCESSOR Part PowerPoint Format of Lecture 3 of Book Decoder Tri-state device Full adder, full subtractor Arithmetic Logic Unit (ALU) Memories Example showing how to write

### TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3

### Written exam for IE1204/5 Digital Design Thursday 29/

Written exam for IE1204/5 Digital Design Thursday 29/10 2015 9.00-13.00 General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 08-7904487 Exam text does not have to be returned when

### NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203

### Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Table of Contents 1. Introduction to Digital Logic 1 1.1 Background 1 1.2 Digital Logic 5 1.3 Verilog 8 2. Basic Logic Gates 9

### Programmable Logic Devices

Programmable Logic Devices Programmable Logic Devices Fig. (1) General structure of PLDs Programmable Logic Device (PLD): is an integrated circuit with internal logic gates and/or connections that can

### ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

### SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE)

SEMESTER SYSTEM, 2010-2013 A PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE) CLASS/ SEMESTER Sem-III Sem-IV B. Sc (Elex. Maint) EL-2101 Op-Amp & its Applications EL-2102 Digital Electronics II EL-2103

### SECTION-A

M.Sc(CS) ( First Semester) Examination,2013 Digital Electronics Paper: Fifth ------------------------------------------------------------------------------------- SECTION-A I) An electronics circuit/ device

### Combinational Circuits

Combinational Circuits Combinational circuit consists of an interconnection of logic gates They react to their inputs and produce their outputs by transforming binary information n input binary variables

### ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate

### Question No: 1 ( Marks: 1 ) - Please choose one A SOP expression is equal to 1

ASSALAM O ALAIKUM all fellows ALL IN ONE Mega File CS302 Midterm PAPERS, MCQz & subjective Created BY Farhan& Ali BS (cs) 3rd sem Hackers Group Mandi Bahauddin Remember us in your prayers Mindhacker124@gmail.com

### ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

ECE 331: N0 ECE230 Review Professor Andrew Mason Michigan State University Spring 2013 1.1 Announcements Opening Remarks HW1 due next Mon Labs begin in week 4 No class next-next Mon MLK Day ECE230 Review

### SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : B.Sc CS Total Hours : 50 Subject Name : Digital Electronics

### Chapter 3. Gate-Level Minimization. Outlines

Chapter 3 Gate-Level Minimization Introduction The Map Method Four-Variable Map Five-Variable Map Outlines Product of Sums Simplification Don t-care Conditions NAND and NOR Implementation Other Two-Level

### Reference Sheet for C112 Hardware

Reference Sheet for C112 Hardware 1 Boolean Algebra, Gates and Circuits Autumn 2016 Basic Operators Precedence : (strongest),, + (weakest). AND A B R 0 0 0 0 1 0 1 0 0 1 1 1 OR + A B R 0 0 0 0 1 1 1 0

### CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS

Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler

### Chapter 1: Basics of Microprocessor [08 M]

Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)

### Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

DEMORGAN'S THEOREMS One of DeMorgan's theorems stated as follows: The complement of a product of variables is equal to the sum of the complements of the variables. DeMorgan's second theorem is stated as

### REGISTER TRANSFER LANGUAGE

REGISTER TRANSFER LANGUAGE The operations executed on the data stored in the registers are called micro operations. Classifications of micro operations Register transfer micro operations Arithmetic micro

### Microcomputers. Outline. Number Systems and Digital Logic Review

Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded

### ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter