# EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Size: px
Start display at page:

Download "EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15"

Transcription

1 1.) CLD2 problem 2.2 We are allowed to use AND gates, OR gates, and inverters. Note that all of the Boolean expression are already conveniently expressed in terms of AND's, OR's, and inversions. Thus, we can build the logic circuit directly from the Boolean expression by directly mapping each AND, OR, or inversion operation to its appropriate gate. a. X Y Z b. X Y Z c. X Y Z d. X Y Z e. X Y Z W Page 1 of 15

2 2.) CLD2 problem 2.3 This problem constrains you to using only NOR and NOT gates. Fortunately, the circuits are written such that using any other gate would make life more difficult than it would be using only NOR/NOT! Both circuits, in schematic form, are reproduced below: a. Y Z X b. Y X Z Page 2 of 15

3 3.) CLD2 problem 2.20 The first two parts in this problem asks for you to write a Boolean expression, given a logic expression in mform or M. By logic expression in canonical minterm (or sum of products) form, the problem means something of the form: ABC D ABC D In other words, a certain number of 4-literal terms (each literal is ANDed together), who are all ORed together to form the complete Boolean expression. Likewise, canonical maxterm (or product of sums) form will look something like: ( A B C ( A B C In other words, a certain number of 4-literal terms (each literal is ORed together), who are all ANDed together. The problem gives us a logic expression in m form. m form specifies a list of numbers, where each number corresponds to a 4-literal term (an A, C and D (or their negations) ANDed together). The question is: how do you relate each number in the list to a Boolean term of 4 variables an A, C and D (or their negations) ANDed/ORed together)? The first two parts of this problem require that you use this relation from m Boolean expression, and the solutions below offer a simple way of determining the relation. a) In the first part, we are asked to produce a Boolean expression from the minterm specification: m(1,2,3,5,8,13) There are numerous ways of relating 1,2,3 to 4-literal Boolean terms, however, the simplest is to use a gray-code chart. A gray-code chart (and you will learn much more about these when we cover K-maps) is a 4x4 chart (for the 4-variable (i.e. A, expression) that maps each 1,2,3 in m form to a Boolean expression. The chart is drawn like this: Page 3 of 15

4 AB CD The important point is that for any 4-variable Boolean expression s chart looks exactly like the chart above. Specifically, we draw a standard 4x4 chart, label the columns and the rows with the binary numbers: 00, 01, 11, 10; and label the upper left-hand corner with AB (on top) and CD (on the side). The chart is called a gray-code chart because of the ordering of the 00, 01, 11 and 10. Gray-code means that consecutive index can only be different from the previous index by 1- bit. So, 01 is different from 00 by 1-bit (the least significant bit), 11 is different from 01 by 1-bit, and 10 is different from 11 by 1-bit. Notice that 00, 01, 10, 11 (a fairly common way of enumerating binary values) is not a gray-code. The AB and CD in the upper left-hand corner specify that the column binary values (because AB sits on top) represent tuples of { A, B}, and the row binary values represent tuples of { C, D} (because CD sits on the side). For example, the first row specifies the negation of D CD, namely C ; whereas the fourth row specifies C D. Likewise for the columns and AB. The next step in specifying the chart is to fill in each cell with a number that corresponds to a number in the m(1,2,3,5,8,13) list. We fill in every 4x4 chart in the exact same way: each cell gets the value specified by: { column, row}. So, every cell gets a value from 0-15, as { column, row} specifies a 4-bit binary value. For example, the upper-left hand cell gets { 00,00}, or 0. The bottom-right hand cell gets { 10,10}, or 10. The completed chart is shown below: AB CD Again, this chart is the same for every 4-variable function! Feel free to memorize it! Now that the 4x4 chart is specified, we can read off what cell numbers appear in the m(1,2,3,5,8,13) list: Page 4 of 15

5 1 { 00,01} A BC D 2 { 00,10} 3 00,11} A BC D A { BC D 5 { 01,01} A BC D 8 { 10,00} A BC D 13 { 11,01} A BC D And the final Boolean expression in canonical minterm form is: + A BC D A BC D + A BC D + A BC D + A BC D + A BC D You may have noticed that we could have retrieved this mapping just from translating each cell number directly into binary, and reading off each literal from the binary (skipping the draw-the-chart step). You could also have used a truth table, which is the book s preferred method until K-maps are developed. These methods are perfectly valid. The chart provides a symbolic abstraction for something that might otherwise be error-prone on an exam. b) To find the Boolean expression in canonical maxterm form, we will again use the 4x4 chart that was drawn above: AB CD As we are finding the maxterm form (see pg. 62 of your text for algorithms used to convert between one form and another), we will replace the ( 1,2,3,5,8,13) in m (1,2,3,5,8,13) with all those cell numbers (between 0-15) that do not appear in ( 1,2,3,5,8,13). Our adjusted big-m form expression is: M (0,4,6,7,9,10,11,12,14,15) This looks familiar: we can now relate each number 0, 4, 6, to a cell in the 4x4 chart, and just read off the 4-literal terms. There is one more step, however, as we are working in maxterm form: we must negate each literal in each 4-literal term, and form ORed terms instead of ANDed Page 5 of 15

6 terms. These Ored 4-literal terms will be ANDed together to form the final expression. This corresponds to product of sums form. The combined process of selecting those numbers not in the m(1,2,3,5,8,13) list for our M (0,4,6,7,9,10,11,12,14,15) list, and negating each literal found using the 4x4 chart, while forming the product of sums form, is the equivalent of using DeMorgan s Law on the Boolean expression specified by m (1,2,3,5,8,13). We proceed as follows: 0 { 11,11} 4 { 10,11} 6 { 10,01} 7 { 10,00} 9 { 01,10} 10 { 01,01} 11 { 01,00} 12 { 00,11} 14 { 00,01} 15 { 00,00} And the final Boolean expression in canonical maxterm form is: c) Here, we are asked to express the complement of f in little m notation, and as a canonical minterm expression. m(1,2,3,5,8,13) To express the complement, we need only to sum the all the minterms not listed in the expression for : (note that since f is an expression of 4 variables, the truth table has entries, and thus minterm indexes range from 0 to 15) m(0,4,6,7,9,10,11,12,14,15) Page 6 of 15

7 Rewriting this in canonical minterm form is trivial (read the solution to part a. for details on this process). 0 { 0000} A BCD 4 { 0100} A BCD 6 { 0110} A BC D 7 { 0111} A BCD 9 { 1001} A BCD 10 { 1010} A BC D 11 { 1011} A BCD 12 { 1100} AB CD 14 { 1110} ABC D 15 { 1111} ABCD = A BCD + A BCD + A BC D + A BCD + A BCD + AB CD + ABC D + ABCD ABCD + ABCD + d) In this part, we are asked to express the complement of f in big M notation, and as a canonical maxterm expression. We have previously derived the big M expression for f (see part b): M(0,4,6,7,9,10,11,12,14,15) (note that the components of a maxterm expression are also the components of the minterm complement.) To obtain the expression for the complement, we need only to take the product of all maxterms not listed in the expression for. Thus : M(1,2,3,5,8,13) We follow the same tactic as before to turn this into a canonical form: express each maxterm index listed in binary, flip all of the bits if writing a maxterm expression (for minterms : 9 4 b1001, but for maxterms, 4 b0110), and assign the leftmost digit to A, and the rightmost digit to D. Then invert the terms that correspond to zeroes. ) 1 { 0001} { 1110} C D 2 { 0010} { 1101} Page 7 of 15

8 3 { 0011} { 1100} 5 { 0101} { 1010} 8 { 1000} { 0111} ( A 13 { 1101} { 0010} The canonical Boolean expression in maxterm form is: ) ( = C D A C D ) * * ( A Another way to approach this problem is to realize that to express as a minterm statement, we simply need to take the complement of the maxterm expression using DeMorgan s law. Similarly, to write as a maxterm expression, simply invert the minterm statement of using DeMorgan s: + = A BC D A BC D + A BC D + A BC D + A BC D + A BC D + = not( A BC D A BC D + A BC D + A BC D + A BC D + A BC D ) = ) C D C D ) ( A Page 8 of 15

9 4.) CLD2 problem 6.4 Preset and Clear have the same functionality as Set and Reset, respectively; Preset will makes the output a logic 1, and Clear makes the output a logic 0. (The names are changed to avoid confusion with the Set/Reset inputs of the RS latch.) Asynchronous means that these inputs will immediately affect the output, regardless of the state of the clock. If neither Preset nor Clear is asserted, the circuit should function like a typical D flip-flop. Since the output of the circuit needs to change immediately when Preset or Clear is asserted, logic needs to be added inside the basic D flip-flop block shown in Figure (Compare this to the synchronous solution to problem 6.5, where the combinational logic can be placed outside the D flip-flop.) What will immediately assert Q, regardless of the state of the Clock? Remember that the RS latch is transparent asserting S will immediately (after some propagation delay) assert Q. So, we need to be able to change the state of the R-S inputs on the final RS latch in order to affect the outputs Q and Q. Let s define two more variables for clarity: X = the output from the top pair of NOR gates in Figure 6.24, and Y = the output from the bottom pair of NOR gates. Thus, in the original D flip-flop circuit, X=R and Y=S. We want Q to be asserted when the following conditions are true: 1) the original D flip-flop circuit asserts S, OR 2) the Preset signal is asserted. However, we also need to handle the case when both the Preset and Clear inputs are asserted to avoid a possible race condition. The problem does not specify whether Preset or Clear is dominant; for this problem let s make the circuit Clear-dominant. That means that if Preset and Clear are both asserted, the Preset signal is ignored and the output Q is logic 0. Using the definitions above, the functionality of the additional logic can be described as: Reset = (original circuit asserts X) OR (Clear is asserted) Set = [(original circuit asserts Y) OR (Preset is asserted)] AND (Clear is not asserted) The inputs to the final RS latch are thus: R = X + C S = (Y + P) C The final circuit is shown in Figure 1 D Flip-flop with Asynchronous Preset/Clear. Page 9 of 15

10 1 D Flip-flop with Asynchronous Preset/Clear Page 10 of 15

11 5.) CLD2 problem 6.5 Because the preset and clear are synchronous, it is only necessary to modify the input to the flipflop. This is different from the asynchronous solution (6.4) where the internals of the flip-flop must be changed. In this case, we AND ~Clear with D and OR the result with Preset to get the new input into the flip-flop. This gives us the following truth table. By placing the OR gate with Preset after the AND gate with ~Clear, we ensure that the flip-flop is preset-dominant. Clear Preset D Resulting Input D Flip-Flop with Synchronous Preset/Clear. Preset-dominant. Page 11 of 15

12 6.) CLD2 problem 6.10 Despite the ambiguity, the master-slave flip-flop referred to in this problem is a negative edgetriggered flip-flop. It, therefore, produces the same waveform as the standard negative edgetriggered flip-flop. The waveforms for all circuits asked for are shown in Figure2 Waveforms. Clk D Negative edgetriggered Master-Slave Positive edgetriggered Clocked 2 Waveforms Page 12 of 15

13 7.) CLD2 problem 6.13 A J-K flip flop has the following behavior: When J == K == 0, Q maintains its current value When J == 0 and K == 1, Q is reset to 0 at the next positive edge of the clock When J == 1 and K == 0, Q is set to 0 at the next positive edge of the clock When J == K == 1, Q will invert its current value at the next positive edge of the clock This behavior can be characterized by the truth table shown in Table 6-13 (with Q next representing the value Q will become after the next positive clock edge). J K Q Q next Table 6-13: Truth table for calculating Q next from J, K, and the current Q From the truth table we arrive at the following (unsimplified) boolean expression: Q next = J K Q + JK Q + JK Q + JKQ Using boolean algebra, this can be simplified to: Q next = JQ + K Q Page 13 of 15

14 Now that we have a simple expression for Q next in terms of the current state, Q, and the inputs J and K, we can now build the circuit logic to find Q next. We can then plug that wire into the D input of the D-Q flip flop, and use the Q output of the the D-Q Flip Flop as the output of the J-K Flip Flop. This configuration is shown in Figure 3 J-K Flip-flop. K Q next D Q Q Q J Clk Clk 3 J-K Flip-flop Page 14 of 15

### Combinational Logic Circuits

Chapter 3 Combinational Logic Circuits 12 Hours 24 Marks 3.1 Standard representation for logical functions Boolean expressions / logic expressions / logical functions are expressed in terms of logical

### Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Logic Design First Stage Lecture No.6 Boolean Algebra Bawar Abid Abdalla Assistant Lecturer Software Engineering Department Koya University Outlines Boolean Operations Laws of Boolean Algebra Rules of

### Chapter 2. Boolean Expressions:

Chapter 2 Boolean Expressions: A Boolean expression or a function is an expression which consists of binary variables joined by the Boolean connectives AND and OR along with NOT operation. Any Boolean

### CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey 2. Introduction Logic gates are connected together to produce a specified output for certain specified combinations of input

### IT 201 Digital System Design Module II Notes

IT 201 Digital System Design Module II Notes BOOLEAN OPERATIONS AND EXPRESSIONS Variable, complement, and literal are terms used in Boolean algebra. A variable is a symbol used to represent a logical quantity.

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

### HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

### Experiment 3: Logic Simplification

Module: Logic Design Name:... University no:.. Group no:. Lab Partner Name: Mr. Mohamed El-Saied Experiment : Logic Simplification Objective: How to implement and verify the operation of the logical functions

Get Free notes at Module-I One s Complement: Complement all the bits.i.e. makes all 1s as 0s and all 0s as 1s Two s Complement: One s complement+1 SIGNED BINARY NUMBERS Positive integers (including zero)

### R10. II B. Tech I Semester, Supplementary Examinations, May

SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

### Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

### Code No: 07A3EC03 Set No. 1

Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,

### VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

### Module -7. Karnaugh Maps

1 Module -7 Karnaugh Maps 1. Introduction 2. Canonical and Standard forms 2.1 Minterms 2.2 Maxterms 2.3 Canonical Sum of Product or Sum-of-Minterms (SOM) 2.4 Canonical product of sum or Product-of-Maxterms(POM)

### 1. Mark the correct statement(s)

1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another

### II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic

### (Refer Slide Time 6:48)

Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 8 Karnaugh Map Minimization using Maxterms We have been taking about

### PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

II B. Tech II Semester Regular Examinations, May/June 2015 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A

28 The McGraw-Hill Companies, Inc. All rights reserved. 28 The McGraw-Hill Companies, Inc. All rights reserved. All or Nothing Gate Boolean Expression: A B = Y Truth Table (ee next slide) or AB = Y 28

### 2.6 BOOLEAN FUNCTIONS

2.6 BOOLEAN FUNCTIONS Binary variables have two values, either 0 or 1. A Boolean function is an expression formed with binary variables, the two binary operators AND and OR, one unary operator NOT, parentheses

### Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Your Name: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY DAVIS IRVINE LOS ANGELES RIVERSIDE SAN DIEGO SAN FRANCISCO Department of Electrical Engineering and Computer Sciences SANTA BARBARA SANTA CRUZ CS

### Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Logic Design First Stage Lecture No.5 Boolean Algebra Bawar Abid Abdalla Assistant Lecturer Software Engineering Department Koya University Boolean Operations Laws of Boolean Algebra Rules of Boolean Algebra

### QUESTION BANK FOR TEST

CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

### Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions 1. Convert the following SOP expression to an equivalent POS expression. 2. Determine the values of A, B, C, and D that make

### Combinational Circuits Digital Logic (Materials taken primarily from:

Combinational Circuits Digital Logic (Materials taken primarily from: http://www.facstaff.bucknell.edu/mastascu/elessonshtml/eeindex.html http://www.cs.princeton.edu/~cos126 ) Digital Systems What is a

### COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA

### 1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]

HW 3 Answer Key 1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4] You can build a NAND gate from tri-state buffers and inverters and thus you

### R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

### 2. BOOLEAN ALGEBRA 2.1 INTRODUCTION

2. BOOLEAN ALGEBRA 2.1 INTRODUCTION In the previous chapter, we introduced binary numbers and binary arithmetic. As you saw in binary arithmetic and in the handling of floating-point numbers, there is

### Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

### Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

Review EECS 150 - Components and Design Techniques for Digital Systems Lec 05 Boolean Logic 94-04 David Culler Electrical Engineering and Computer Sciences University of California, Berkeley Design flow

### Hours / 100 Marks Seat No.

17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)

### Specifying logic functions

CSE4: Components and Design Techniques for Digital Systems Specifying logic functions Instructor: Mohsen Imani Slides from: Prof.Tajana Simunic and Dr.Pietro Mercati We have seen various concepts: Last

### Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019

Summary Boolean Addition In Boolean algebra, a variable is a symbol used to represent an action, a condition, or data. A single variable can only have a value of or 0. The complement represents the inverse

### 2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering ECE 120: Introduction to Computing Two-Level Logic SOP Form Gives Good Performance s you know, one can use a K-map

### Digital Logic Lecture 7 Gate Level Minimization

Digital Logic Lecture 7 Gate Level Minimization By Ghada Al-Mashaqbeh The Hashemite University Computer Engineering Department Outline Introduction. K-map principles. Simplification using K-maps. Don t-care

### ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter

### ENGIN 112 Intro to Electrical and Computer Engineering

ENGIN 2 Intro to Electrical and Computer Engineering Lecture 5 Boolean Algebra Overview Logic functions with s and s Building digital circuitry Truth tables Logic symbols and waveforms Boolean algebra

### ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

### Lecture (05) Boolean Algebra and Logic Gates

Lecture (05) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee ١ Minterms and Maxterms consider two binary variables x and y combined with an AND operation. Since eachv ariable may appear in either

### Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic Question 1: Due October 19 th, 2009 A convenient shorthand for specifying

### Announcements. Chapter 2 - Part 1 1

Announcements If you haven t shown the grader your proof of prerequisite, please do so by 11:59 pm on 09/05/2018 (Wednesday). I will drop students that do not show us the prerequisite proof after this

### Logic Gates and Boolean Algebra ENT263

Logic Gates and Boolean Algebra ENT263 Logic Gates and Boolean Algebra Now that we understand the concept of binary numbers, we will study ways of describing how systems using binary logic levels make

### Chapter 3 Simplification of Boolean functions

3.1 Introduction Chapter 3 Simplification of Boolean functions In this chapter, we are going to discuss several methods for simplifying the Boolean function. What is the need for simplifying the Boolean

### R07

www..com www..com SET - 1 II B. Tech I Semester Supplementary Examinations May 2013 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, EIE, BME, ECC) Time: 3 hours Max. Marks: 80 Answer any FIVE Questions

### CS/IT DIGITAL LOGIC DESIGN

CS/IT 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester CS/IT DIGITAL LOGIC DESIGN Time: Three Hours 1. a) Flip-Flop Answer

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

### 10EC33: DIGITAL ELECTRONICS QUESTION BANK

10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function

### END-TERM EXAMINATION

(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

### EECS 270 Midterm Exam

EECS 270 Midterm Exam Fall 2009 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: NOTES: Problem # Points 1 /11 2 /4

### SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented

### R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

### Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By Dareen Hamoudeh Dareen Hamoudeh 1 Canonical Forms (Standard Forms of Expression) Minterms

### SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY,DHENKANAL LECTURE NOTES ON DIGITAL ELECTRONICS CIRCUIT(SUBJECT CODE:PCEC4202)

Lecture No:5 Boolean Expressions and Definitions Boolean Algebra Boolean Algebra is used to analyze and simplify the digital (logic) circuits. It uses only the binary numbers i.e. 0 and 1. It is also called

### Hours / 100 Marks Seat No.

17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,

### Designing Computer Systems Boolean Algebra

Designing Computer Systems Boolean Algebra 08:34:45 PM 4 June 2013 BA-1 Scott & Linda Wills Designing Computer Systems Boolean Algebra Programmable computers can exhibit amazing complexity and generality.

### Written exam for IE1204/5 Digital Design Thursday 29/

Written exam for IE1204/5 Digital Design Thursday 29/10 2015 9.00-13.00 General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 08-7904487 Exam text does not have to be returned when

### Combinational Logic & Circuits

Week-I Combinational Logic & Circuits Spring' 232 - Logic Design Page Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other

### Injntu.com Injntu.com Injntu.com R16

1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder

### Topics. Midterm Finish Chapter 7

Lecture 9 Topics Midterm Finish Chapter 7 ROM (review) Memory device in which permanent binary information is stored. Example: 32 x 8 ROM Five input lines (2 5 = 32) 32 outputs, each representing a memory

### EECS 150 Homework 7 Solutions Fall (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are:

Problem 1: CLD2 Problems. (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are: C 0 = A + BD + C + BD C 1 = A + CD + CD + B C 2 = A + B + C + D C 3 = BD + CD + BCD + BC C 4

### SWITCHING THEORY AND LOGIC CIRCUITS

SWITCHING THEORY AND LOGIC CIRCUITS COURSE OBJECTIVES. To understand the concepts and techniques associated with the number systems and codes 2. To understand the simplification methods (Boolean algebra

### Lecture 5. Chapter 2: Sections 4-7

Lecture 5 Chapter 2: Sections 4-7 Outline Boolean Functions What are Canonical Forms? Minterms and Maxterms Index Representation of Minterms and Maxterms Sum-of-Minterm (SOM) Representations Product-of-Maxterm

### Gate Level Minimization Map Method

Gate Level Minimization Map Method Complexity of hardware implementation is directly related to the complexity of the algebraic expression Truth table representation of a function is unique Algebraically

### DKT 122/3 DIGITAL SYSTEM 1

Company LOGO DKT 122/3 DIGITAL SYSTEM 1 BOOLEAN ALGEBRA (PART 2) Boolean Algebra Contents Boolean Operations & Expression Laws & Rules of Boolean algebra DeMorgan s Theorems Boolean analysis of logic circuits

### Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Midterm Exam Review CS 2420 :: Fall 2016 Molly O'Neil Midterm Exam Thursday, October 20 In class, pencil & paper exam Closed book, closed notes, no cell phones or calculators, clean desk 20% of your final

### LECTURE 4. Logic Design

LECTURE 4 Logic Design LOGIC DESIGN The language of the machine is binary that is, sequences of 1 s and 0 s. But why? At the hardware level, computers are streams of signals. These signals only have two

### Simplification of Boolean Functions

COM111 Introduction to Computer Engineering (Fall 2006-2007) NOTES 5 -- page 1 of 5 Introduction Simplification of Boolean Functions You already know one method for simplifying Boolean expressions: Boolean

### Ch. 5 : Boolean Algebra &

Ch. 5 : Boolean Algebra & Reduction elektronik@fisika.ui.ac.id Objectives Should able to: Write Boolean equations for combinational logic applications. Utilize Boolean algebra laws and rules for simplifying

### BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

COURSE / CODE DIGITAL SYSTEMS FUNDAMENTAL (ECE 421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE 422) BOOLEAN ALGEBRA Boolean Logic Boolean logic is a complete system for logical operations. It is used in countless

### LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

LSN 4 Boolean Algebra & Logic Simplification Department of Engineering Technology LSN 4 Key Terms Variable: a symbol used to represent a logic quantity Compliment: the inverse of a variable Literal: a

### Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Lecture B: Logic Minimization Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples Incompletely specified functions

INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input

### Final Exam Solution Sunday, December 15, 10:05-12:05 PM

Last (family) name: First (given) name: Student I.D. #: Circle section: Kim Hu Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/CS 352 Digital System Fundamentals

### BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES

### Scheme G. Sample Test Paper-I

Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

### problem maximum score 1 10pts 2 8pts 3 10pts 4 12pts 5 7pts 6 7pts 7 7pts 8 17pts 9 22pts total 100pts

University of California at Berkeley College of Engineering epartment of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2003 2/21/03 Exam I Solutions Name: I number: This is a

### SECTION-A

M.Sc(CS) ( First Semester) Examination,2013 Digital Electronics Paper: Fifth ------------------------------------------------------------------------------------- SECTION-A I) An electronics circuit/ device

### Digital Logic Design (CEN-120) (3+1)

Digital Logic Design (CEN-120) (3+1) ASSISTANT PROFESSOR Engr. Syed Rizwan Ali, MS(CAAD)UK, PDG(CS)UK, PGD(PM)IR, BS(CE)PK HEC Certified Master Trainer (MT-FPDP) PEC Certified Professional Engineer (COM/2531)

### Chapter 2 Boolean algebra and Logic Gates

Chapter 2 Boolean algebra and Logic Gates 2. Introduction In working with logic relations in digital form, we need a set of rules for symbolic manipulation which will enable us to simplify complex expressions

### SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

### Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Points Addressed in this Lecture Lecture 4: Logic Simplication & Karnaugh Map Professor Peter Cheung Department of EEE, Imperial College London Standard form of Boolean Expressions Sum-of-Products (SOP),

### B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

### DE Solution Set QP Code : 00904

DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and

### DIGITAL ELECTRONICS. P41l 3 HOURS

UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER

### Chap-2 Boolean Algebra

Chap-2 Boolean Algebra Contents: My name Outline: My position, contact Basic information theorem and postulate of Boolean Algebra. or project description Boolean Algebra. Canonical and Standard form. Digital

### Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Slide Set 5 for ENEL 353 Fall 207 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Fall Term, 207 SN s ENEL 353 Fall 207 Slide Set 5 slide

### SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

### Experiment 4 Boolean Functions Implementation

Experiment 4 Boolean Functions Implementation Introduction: Generally you will find that the basic logic functions AND, OR, NAND, NOR, and NOT are not sufficient to implement complex digital logic functions.

### Introduction to Computer Architecture

Boolean Operators The Boolean operators AND and OR are binary infix operators (that is, they take two arguments, and the operator appears between them.) A AND B D OR E We will form Boolean Functions of

### CS8803: Advanced Digital Design for Embedded Hardware

CS883: Advanced Digital Design for Embedded Hardware Lecture 2: Boolean Algebra, Gate Network, and Combinational Blocks Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883

### DIGITAL ARITHMETIC: OPERATIONS AND CIRCUITS

C H A P T E R 6 DIGITAL ARITHMETIC: OPERATIONS AND CIRCUITS OUTLINE 6- Binary Addition 6-2 Representing Signed Numbers 6-3 Addition in the 2 s- Complement System 6-4 Subtraction in the 2 s- Complement

### Digital Techniques. Lecture 1. 1 st Class

Digital Techniques Lecture 1 1 st Class Digital Techniques Digital Computer and Digital System: Digital computer is a part of digital system, it based on binary system. A block diagram of digital computer

### that system. weighted value associated with it. numbers. a number. the absence of a signal. MECH 1500 Quiz 2 Review Name: Class: Date:

Name: Class: Date: MECH 1500 Quiz 2 Review True/False Indicate whether the statement is true or false. 1. The decimal system uses the number 9 as its base. 2. All digital computing devices perform operations

### Austin Herring Recitation 002 ECE 200 Project December 4, 2013

1. Fastest Circuit a. How Design Was Obtained The first step of creating the design was to derive the expressions for S and C out from the given truth tables. This was done using Karnaugh maps. The Karnaugh