William Stallings Computer Organization and Architecture
|
|
- Pearl Thornton
- 5 years ago
- Views:
Transcription
1 William Stallings Computer Organization and Architecture Chapter 16 Control Unit Operations Rev. 3.2 ( ) by Enrico Nardelli 16-1
2 Execution of the Instruction Cycle It has many elementary phases, each executed in a single clock cycle (remember pipelining) In each phase only very simple operations (called micro-operations) are executed: Move contents between registers (internals, interface with ALU, interface with memory) Activate devices (ALU, memory) Micro-operations are the CPU atomic operations, hence define its low-level behaviour A micro-operation is the set of actions (data flows and controls) that can be completed in a single clock cycle Rev. 3.2 ( ) by Enrico Nardelli 16-2
3 Constituent Elements of Program Execution Rev. 3.2 ( ) by Enrico Nardelli 16-3
4 Sequence of micro-operations for instruction fetch t 1 : MAR <- PC <DF 1 > t 2 : MBR <- memory <DF 2 DF 3 DF 4 DF 5 > PC <- PC +1 <DF 7 > t 3: IR <- MBR <DF 6 > CPU (each t i is a clock cycle, 1 2 PC MAR i.e. an atomic time unit) An alternative organization 7 Control 3 Unit t 1 : MAR <- PC 6 5 t 2 : MBR <- memory IR MBR t 3 : PC <- PC +1 MAR = Memory Address Register Address MBR = Memory Buffer Register IR = Instruction Register IR <- MBR PC = Program Counter Data Control Memory Rev. 3.2 ( ) by Enrico Nardelli 16-4
5 Rules for micro-operation sequencing Proper precedence must be observed MAR <- PC must precede MBR <- memory Conflicts must be avoided Must not read & write same register at same time MBR <- memory & IR <- MBR must not be in same cycle Also: PC <- PC +1 involves addition Depending on the kind of ALU may need additional micro-operations, hence it is better to have it in t 2 Minimization of the number of micro-operations is an algorithmic problem on graphs Rev. 3.2 ( ) by Enrico Nardelli 16-5
6 Sequence of micro-operations for direct addressing t 1 : MAR <- IR address <DF 1 > t 2 : MBR <- memory <DF 2 DF 3 DF 4 DF 5 > CPU 3 MAR Memory 1 Control Unit 3 IR MBR 5 MAR = Memory Address Register MBR = Memory Buffer Register IR = Instruction Register PC = Program Counter Address Data Control Rev. 3.2 ( ) by Enrico Nardelli 16-6
7 Sequence of micro-operations for register addressing t 1 : Reg. <- IR register-address <DF 1 > CPU Registers 1 1 Control Unit IR MAR = Memory Address Register MBR = Memory Buffer Register IR = Instruction Register PC = Program Counter Address Data Control Rev. 3.3 ( ) by Enrico Nardelli 16-7
8 Sequence of micro-operations for register indirect addressing t 1 : MAR <- (IR register-address ) <DF 1 DF 2 > t 2 : MBR <- memory <DF 3 DF 4 DF 5 DF 6 > CPU 4 2 MAR Memory Registers 1 Control Unit 4 1 IR MBR 6 MAR = Memory Address Register MBR = Memory Buffer Register IR = Instruction Register PC = Program Counter Address Data Control Rev. 3.2 ( ) by Enrico Nardelli 16-8
9 Sequence of micro-operations for indirect addressing t 1 : MAR <- IR address <DF 1 > t 2 : MBR <- memory <DF 2 DF 3 DF 4 DF 5 > t 3 : MAR <- MBR <DF 6 > t 4 : MBR <- memory <DF 7 DF 8 DF 9 DF 10 > CPU 3-8 MAR Memory 1 6 Control Unit 3-8 IR MBR 5-10 MAR = Memory Address Register MBR = Memory Buffer Register IR = Instruction Register PC = Program Counter Address Data Control Rev. 3.2 ( ) by Enrico Nardelli 16-9
10 Sequence of micro-operations for relative addressing t 1 : MAR <- IR address + PC <DF 1 DF 2 DF 3 DF 4 > t 2 : MBR <- memory <DF 5 DF 6 DF 7 DF 8 > CPU 6 PC 2 ALU 4 MAR Memory 3 Control Unit 6 1 IR MBR 8 MAR = Memory Address Register MBR = Memory Buffer Register IR = Instruction Register PC = Program Counter ALU = Arithmetic Logic Unit Address Data Control Rev. 3.2 ( ) by Enrico Nardelli 16-10
11 Sequence of micro-operations for base and indexed addressing t 1 : MAR <- (IR register-address ) + IR address <DF 1 DF 2 DF 3 DF 4 DF 5 > t 2 : MBR <- memory <DF 6 DF 7 DF 8 DF 9 > 3 ALU Registers IR 2 1 CPU MAR Control Unit MBR Memory MAR = Memory Address Register MBR = Memory Buffer Register IR = Instruction Register PC = Program Counter ALU = Arithmetic Logic Unit Address Data Control Rev. 3.2 ( ) by Enrico Nardelli 16-11
12 Sequence of micro-operations for combination of displacement and indirect addressing Try them yourself! Rev. 3.2 ( ) by Enrico Nardelli 16-12
13 Sequence of micro-operations for interrupt handling t 1 : MBR <- PC <DF 1a > MAR <- Stack-Pointer <DF 1b > t 2 : memory <- MBR <DF 1c DF 1d DF 1e > Stack-Pointer <- Stack-Pointer + 1 <DF non visualizzati> t 3 : MAR <- Interrupt_Address <DF 2a > t 4 : MBR <- memory <DF 2b DF 2c DF 2d DF 2e > t 5 : PC <- MBR CPU <DF 2f > 1d - 2c NOTE: We assume Interrupt_Address is a fixed location known by the Control Unit 1b Registers PC 1b 2f 1a MAR 2a Control Unit MBR 1c - 2b 1d - 2c 2e 1c 2d 1e 1e - 2d Memory MAR = Memory Address Register Rev. 3.2 ( ) by Enrico Nardelli Address Data Control MBR = Memory Buffer Register IR = Instruction Register PC = Program Counter
14 Micro-operation sequencing for the execution phase (1) Different for each instruction SUM X sum the contents of memory cell X and Accumulator and store back the result in cell X Assuming that after the operand fetch phase content of cell at address X is in MBR : t 1 : t 2 : t 3 : t 4 : ALU <- AC + MBR AC <- ALU MBR <- AC; MAR <- IR address memory <- MBR Rev. 3.2 ( ) by Enrico Nardelli 16-14
15 Micro-operation sequencing for the execution phase (2) ISZ X - increment memory cell X and if it s zero skip the next instruction Assuming that content of cell at address X is in MBR after the operand fetch phase: t 1 : ALU <- MBR + 1 t 2 : t 3 : Note: MBR <- ALU memory <- MBR IF MBR == 0 THEN PC <- PC + 1 IF-THEN is a single micro-operation Rev. 3.2 ( ) by Enrico Nardelli 16-15
16 Micro-operation sequencing for the execution phase (3) CALL X - Save in stack the return address and jump to address X t 1 : t 2 : MBR <- PC MAR <- SP memory <- MBR ALU <- SP + 1 t 3 : PC <- IR address SP <- ALU Rev. 3.2 ( ) by Enrico Nardelli 16-16
17 A simplified flow diagram for the execution of instruction cycle ICC = Instruction Cycle Code 11 (Interrupt) 00 (Fetch) ICC? Execute interrupt handling micro-ops ICC = (Execution) Opcode? Execute micro-ops for the given opcode Interrupt enabled? 01 (Indirect Addressing) Execute indirect addressing micro-ops ICC = 10 No Execute direct addressing micro-ops Execute instruction fetch micro-ops Indirect addressing? Yes ICC = 01 ICC = 11 ICC = 00 ICC = 10 Rev. 3.2 ( ) by Enrico Nardelli 16-17
18 Functions of Control Unit Sequencing Causing the CPU to step through a series of microoperations Execution Causing the execution of each micro-op ALL THESE ACTIONS are performed by means of Control Signals Rev. 3.2 ( ) by Enrico Nardelli 16-18
19 A simplified data flow diagram of a Control Unit Instruction Register Flags Control Unit Signals internal to CPU Control Signals Control Clock Control Signals Rev. 3.2 ( ) by Enrico Nardelli 16-19
20 Control Unit s Input Signals Clock One micro-op (or set of parallel ops) per clock cycle Different signals are needed for different steps Instruction register Op-code for current instruction Determines which micro-instructions are performed Flags State of CPU Results of previous operations Control Interrupts Acknowledgments Rev. 3.2 ( ) by Enrico Nardelli 16-20
21 Control Unit s Output Signals To other CPU components For data movement To activate specific functions To the Control To control memory To control I/O modules Output signals from the control unit (i.e., Control Signals) make all micro-operations happen Rev. 3.2 ( ) by Enrico Nardelli 16-21
22 Simplified schema of a CPU: connections and control gates Data C5 C12 M B R C8 C1 C3 C4 C10 C15 C11 AC PC C13 IR C6 C7 C9 Address Cx C0 M A R C2 Control Gate x: The flow of data is enabled when the Control Signal x is enabled C14 Flags C16 Control Unit Decod. Control signals Cx Clock ALU Control signals Cx Rev. 3.2 ( ) by Enrico Nardelli 16-22
23 Example of Control Signal Sequence Instruction Fetch (1) t 1 : MAR <- PC Control unit (CU) activates signal C2 to open gate from PC to MAR t 2-1 : MBR <- memory CU activates C0 to open gate from MAR to address bus CU activates the memory read control signal (CR - not shown) to the memory CU activates C5 to open gate from data bus to MBR Rev. 3.2 ( ) by Enrico Nardelli 16-23
24 Example of Control Signal Sequence Instruction Fetch (2) t 2-2 : PC <- PC +1 In the considered CPU s internal schema, ALU s output is not directly connected to PC but only to AC. Therefore this micro-operation has to be split in two subsequent time units. What would happen if we had ALU s output directly connected to PC? t 3 : IR <- MBR CU activates C4 to open gate from MBR to IR Rev. 3.2 ( ) by Enrico Nardelli 16-24
25 Example of Control Signal Sequence Instruction Fetch (3) Splitting the increment of Program Counter ALU is a fast combinational circuit whose inputs and output are not buffered ALU has a specific control signal CA for unitary increment without a second input t 2-2 : PC <- PC +1 t : ALU <- PC CU activates C14 from PC to ALU increment ALU CU act. control signal CA (not shown) for ALU AC <- ALU CU activates C9 from ALU to PC t : PC <- AC CU activates C15 from AC to PC Rev. 3.2 ( ) by Enrico Nardelli 16-25
26 Example of Control Signal Sequence Instruction Fetch (4) Optimization t 2-1 and t can be executed together t and t 3 can be executer together New organization t 1 : MAR <- PC C2 t 2 : MBR <- memory C0 CR C5 ALU <- PC C14 increment ALU CA AC <- ALU C9 t 3 : PC <- AC C15 IR <- MBR C4 Rev. 3.2 ( ) by Enrico Nardelli 16-26
27 Example of Control Signal Sequence - Direct Addressing Direct addressing is executed right after instruction fetch in our simplified flow diagram for the execution of an instruction cycle. Hence: t 4 : t 5 : MAR <- IR address CU activates C16 to open gate from IR to MAR MBR <- memory CU act. C0 to open gate from MAR to address bus CU act. the memory read control signal CR CU act. C5 to open gate from data bus to MBR Rev. 3.2 ( ) by Enrico Nardelli 16-27
28 Example of Control Signal Sequence - Indirect Addressing t 1 : MAR <- IR address CU activates C16 to open gate from IR to MAR t 2 : MBR <- memory CU act. C0 to open gate from MAR to address bus CU act. the memory read control signal CR CU act. C5 to open gate from data bus to MBR t 3 : MAR <- MBR CU activates C8 to open gate from MBR to MAR t 4 : MBR <- memory CU activates C0, CR and C5 as above Rev. 3.2 ( ) by Enrico Nardelli 16-28
29 Example of Control Signal Sequence Execution: SUM t 1 : t 2 : ALU <- AC + MBR CU activates C6 to open gate from MBR to ALU CU activates C7 to open gate from AC to ALU CU activates for the ALU the sum control signal CS AC <- ALU CU activates C9 to open gate from ALU to AC t 2 : MBR <- AC; MAR <- IR address t 2 : CU activates C11 to open gate from AC to MBR CU activates C16 to open gate from IR to MAR memory <- MBR CU activates C0 to open gate from MAR to address bus CU activates C12 to open gate from MBR to data bus CU activates the memory write control signal CW NOTE: Now ALU s output needs to be buffered : this means that its output lines are not directly coming from the internal combinational circuits but from a registry (buffer) that receives combinational circuits outputs and store them for a subsequent reading Rev. 3.2 ( ) by Enrico Nardelli 16-29
30 Limitations The simplified internal schema of a CPU does not show registers, hence we cannot show Register addressing Register indirect addressing Base addressing Indexed addressing Combination of displacement and indirect addressing Try adding to the simplified schema one or more of the above addressing modalities and derive the required micro-operations! Rev. 3.2 ( ) by Enrico Nardelli 16-30
31 Internal Organization of CPU Usually a single internal bus less complex then having direct data paths between registers and ALU Control gates control movement of data onto and off the internal bus Control signals control also data transfer to and from external systems bus Temporary registers (i.e., buffers) in input to ALU are now needed for proper operation of ALU After Appendix B try yourself deriving the control signal sequences for a single internal bus CPU! Rev. 3.2 ( ) by Enrico Nardelli 16-31
32 How to implement the instruction cycle in hardware? ICC = Instruction Cycle Code 11 (Interrupt) 00 (Fetch) ICC? Execute interrupt handling micro-ops ICC = (Execution) Opcode? Execute micro-ops for the given opcode Interrupt enabled? 01 (Indirect Addressing) Execute indirect addressing micro-ops ICC = 10 No Execute direct addressing micro-ops Execute instruction fetch micro-ops Indirect addressing? Yes ICC = 01 ICC = 11 ICC = 00 ICC = 10 Rev. 3.2 ( ) by Enrico Nardelli 16-32
33 Hardwired Implementation (1) Consider the control unit as a combinational circuit Outputs of the circuit are the control signals Inputs of the circuit are: ICC register bits (note that ICC is not visualized in the CPU s simplified internal schema) Status flags, including interrupt-enable/disable (T) Direct/indirect address bit (D) Decoded opcodes (OC n ) Clocks (t n ) For each configuration of inputs produce a proper output That is, the activation of a given control signal Cn has to happen when (condition A is true) OR (condition B is true) OR Rev. 3.2 ( ) by Enrico Nardelli 16-33
34 Data flow diagram of the Control Unit for the hardwired implement. of the CPU s simplified schema Instruction Register ICC D Decoder OC 1 OC m Clock Flags clocks for mops T t 1 t n Control Unit Control Signals internal to CPU External Control Signals Control Rev. 3.2 ( ) by Enrico Nardelli 16-34
35 Hardwired Implementation (2) Control signals P and Q code ICC: then fetch (instruction + direct addr.) is coded by P Q, indirect by P Q, execute by PQ, and interrupt by PQ Direct addressing is coded by D (D = indirect) Decoded opcodes provide are further control signals Interrupt enable is coded by T (T = interrupt disabled) Each clock t n is a control signal Boolean expression activating C5 in the simplified schema of a CPU (see slides 26, 27, 28 and 13): C5 = P Q (t 2 + Dt 5 ) + P Q(t 2 + t 4 ) + PQ B + PQ t 4 where B is the boolean expression representing, for all opcodes activating C5, all micro-operations actually activating it example: if C5 is activated only by opcode 3 during t 2 and t 4 and by opcode 7 during t 3 and t 4 then B is: OC3(t 2 +t 4 )+OC7(t 3 +t 4 ) Rev. 3.2 ( ) by Enrico Nardelli 16-35
36 Hardwired Implementation (3) Updating ICC: Assume no micro-procedure requires more than 5 time units Update P and Q using clock t 6, current values of P and Q, interrupt enabled flag (T), direct address signal (D) At the end of direct addressing branch of fetch phase (00) P = P Q t 6 D Q = P Q t 6 D At the end of indirect addressing branch of fetch phase (00) P = P Q t 6 D Q = P Q t 6 D At the end of indirect addressing phase (01) P = P Q t 6 Q = P Q t 6 At the end of interrupt enabled branch of execution phase (10) P = PQ t 6 T Q = PQ t 6 T At the end of interrupt disabled branch of execution phase (10) P = PQ t 6 T Q = PQ t 6 T At the end of interrupt phase (11) P = PQ t 6 Q = PQ t 6 Rev. 3.2 ( ) by Enrico Nardelli 16-36
37 Hardwired Implementation (4) Do we forget anything? Discarding t 6 (present in all terms) we have P = P Q D + P Q + PQ T and P = P Q D + PQ T + PQ Q = P Q D + PQ T and Q = P Q D + P Q + PQ T + PQ P P Q P Q PQ PQ T D T D TD TD Q P Q P Q PQ PQ T D T D TD TD Rev. 3.2 ( ) by Enrico Nardelli 16-37
38 Problems with the Hardwired Implementation Complex sequencing & micro-operation logic Difficult to design and test Inflexible design Difficult to add new instruction Rev. 3.2 ( ) by Enrico Nardelli 16-38
Chapter 16. Control Unit Operation. Yonsei University
Chapter 16 Control Unit Operation Contents Micro-Operation Control of the Processor Hardwired Implementation 16-2 Micro-Operations Micro-Operations Micro refers to the fact that each step is very simple
More informationMicro-Operations. execution of a sequence of steps, i.e., cycles
Micro-Operations Instruction execution execution of a sequence of steps, i.e., cycles Fetch, Indirect, Execute & Interrupt cycles Cycle - a sequence of micro-operations Micro-operations data transfer between
More informationWilliam Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture Chapter 11 CPU Structure and Function Rev. 3.2.1 (2005-06) by Enrico Nardelli 11-1 CPU Functions CPU must: Fetch instructions Decode instructions
More informationThere are four registers involved in the fetch cycle: MAR, MBR, PC, and IR.
CS 320 Ch. 20 The Control Unit Instructions are broken down into fetch, indirect, execute, and interrupt cycles. Each of these cycles, in turn, can be broken down into microoperations where a microoperation
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - Von Neumann Architecture 2 Two lessons Summary of the traditional computer architecture Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationLecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit
Lecture1: introduction Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit 1 1. History overview Computer systems have conventionally
More informationCPU Structure and Function
CPU Structure and Function Chapter 12 Lesson 17 Slide 1/36 Processor Organization CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data Lesson 17 Slide 2/36 CPU With Systems
More informationClass Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2
Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats
More informationProcessing Unit CS206T
Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct
More informationBlog -
. Instruction Codes Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc) Modern processor is a very complex device It contains Many
More informationModule 5 - CPU Design
Module 5 - CPU Design Lecture 1 - Introduction to CPU The operation or task that must perform by CPU is: Fetch Instruction: The CPU reads an instruction from memory. Interpret Instruction: The instruction
More informationWilliam Stallings Computer Organization and Architecture. Chapter 11 CPU Structure and Function
William Stallings Computer Organization and Architecture Chapter 11 CPU Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data Registers
More informationDigital System Design Using Verilog. - Processing Unit Design
Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register
More informationChapter 3 : Control Unit
3.1 Control Memory Chapter 3 Control Unit The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional
More informationChapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University
Chapter 5. Computer Architecture Organization and Design Computer System Architecture Database Lab, SANGJI University Computer Architecture Organization and Design Instruction Codes Computer Registers
More informationCPU Structure and Function. Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition
CPU Structure and Function Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition CPU must: CPU Function Fetch instructions Interpret/decode instructions Fetch data Process data
More informationCPU Structure and Function
Computer Architecture Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com http://www.yildiz.edu.tr/~naydin CPU Structure and Function 1 2 CPU Structure Registers
More informationSCRAM Introduction. Philipp Koehn. 19 February 2018
SCRAM Introduction Philipp Koehn 19 February 2018 This eek 1 Fully work through a computer circuit assembly code Simple but Complete Random Access Machine (SCRAM) every instruction is 8 bit 4 bit for op-code:
More informationChapter 20 - Microprogrammed Control (9 th edition)
Chapter 20 - Microprogrammed Control (9 th edition) Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 20 - Microprogrammed Control 1 / 47 Table of Contents I 1 Motivation 2 Basic Concepts
More informationComputer Organization II CMSC 3833 Lecture 33
Term MARIE Definition Machine Architecture that is Really Intuitive and Easy 4.8.1 The Architecture Figure s Architecture Characteristics: Binary, two s complement Stored program, fixed word length Word
More informationUNIT- 5. Chapter 12 Processor Structure and Function
UNIT- 5 Chapter 12 Processor Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data CPU With Systems Bus CPU Internal Structure Registers
More informationBasic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control,
UNIT - 7 Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hard-wired Control, Microprogrammed Control Page 178 UNIT - 7 BASIC PROCESSING
More informationOutcomes. Lecture 13 - Introduction to the Central Processing Unit (CPU) Central Processing UNIT (CPU) or Processor
Lecture 13 - Introduction to the Central Processing Unit (CPU) Outcomes What is a CPU? How are instructions prepared by the CPU before execution? What registers and operations are involved in this preparation
More informationCHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle
CS 224: Computer Organization S.KHABET CHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions
More informationGeneral purpose registers These are memory units within the CPU designed to hold temporary data.
Von Neumann Architecture Single processor is used Each instruction in a program follows a linear sequence of fetch decode execute cycle Program and data are held in same main memory Stored program Concept
More informationUnit II Basic Computer Organization
1. Define the term. Internal Organization-The internal organization of a digital system is defined by the sequence of microoperations it performs on data stored in its registers. Program- A program is
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationComputer Organization CS 206 T Lec# 2: Instruction Sets
Computer Organization CS 206 T Lec# 2: Instruction Sets Topics What is an instruction set Elements of instruction Instruction Format Instruction types Types of operations Types of operand Addressing mode
More informationWilliam Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture Chapters 1 & 3 System Architecture Rev. 3.1.2 (2011-12) by Enrico Nardelli 1&3-1 Le persone che scoprono la potenza e la bellezza di idee di alto
More informationCC312: Computer Organization
CC312: Computer Organization Dr. Ahmed Abou EL-Farag Dr. Marwa El-Shenawy 1 Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer
More informationAuthor : Dalbir Singh, Computer Science Deptt. CPU Structure and Functions. 1. Processor Organization
Author : Dalbir Singh, Computer Science Deptt. CPU Structure and Functions 1. Processor Organization To understand the organization of the CPU, let us consider the requirements placed on the CPU, the things
More informationChapter 2 Instruction Set Architecture
Chapter 2 Instruction Set Architecture Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge of mathematics, science and engineering
More informationFaculty of Engineering Systems & Biomedical Dept. First Year Cairo University Sheet 6 Computer I
aculty of Engineering Systems & Biomedical Dept. irst Year Cairo University Sheet 6 Computer I 1. Choose rue or alse for each of the following statements a) In a direct addressing mode instruction, the
More informationBlog - https://anilkumarprathipati.wordpress.com/
Control Memory 1. Introduction The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationPart A Questions 1. What is an ISP? ISP stands for Instruction Set Processor. This unit is simply called as processor which executes machine instruction and coordinates the activities of other units..
More informationComputer Organization (Autonomous)
Computer Organization (Autonomous) UNIT II Sections - A & D Prepared by Anil Kumar Prathipati, Asst. Prof., Dept. of CSE. SYLLABUS Basic Computer Organization and Design: Instruction codes Stored Program
More informationChapter 12. CPU Structure and Function. Yonsei University
Chapter 12 CPU Structure and Function Contents Processor organization Register organization Instruction cycle Instruction pipelining The Pentium processor The PowerPC processor 12-2 CPU Structures Processor
More informationDepartment of Computer and Mathematical Sciences. Lab 4: Introduction to MARIE
Department of Computer and Mathematical Sciences CS 3401 Assembly Language 4 Lab 4: Introduction to MARIE Objectives: The main objective of this lab is to get you familiarized with MARIE a simple computer
More informationBasic Computer Organization - Designing your first computer. Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon s slides.
Basic Computer Organization - Designing your first computer Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon s slides. 1 This week- BASIC COMPUTER ORGANIZATION AND DESIGN Instruction
More informationcsitnepal Unit 3 Basic Computer Organization and Design
Unit 3 Basic Computer Organization and Design Introduction We introduce here a basic computer whose operation can be specified by the resister transfer statements. Internal organization of the computer
More informationUNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN
1 UNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN BASIC COMPUTER ORGANIZATION AND DESIGN 2.1 Instruction Codes 2.2 Computer Registers AC or Accumulator, Data Register or DR, the AR or Address Register, program
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationLecture 10: Control Unit
Lecture 10 What is control? Functional requirements for CPU Control Unit (Ohjausyksikkö) Ch 15-16 [Sta09] (Sta06:16-17) Micro-operations Control signals (Ohjaussignaalit) Hardwired control (Langoitettu
More informationMachine Instructions vs. Micro-instructions. Micro-programmed Control Ch 15. Machine Instructions vs. Micro-instructions (2) Hardwired Control (4)
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Machine Instructions vs. Micro-instructions Memory execution unit CPU control memory
More informationChapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics
Chapter 4 Objectives Learn the components common to every modern computer system. Chapter 4 MARIE: An Introduction to a Simple Computer Be able to explain how each component contributes to program execution.
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer Outline Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution. Understand a simple
More informationLecture 10: Control Unit
Lecture 10 Control Unit (Ohjausyksikkö) Ch 15-16 [Sta09] (Sta06:16-17) Micro-operations Control signals (Ohjaussignaalit) Hardwired control (Langoitettu ohjaus) Microprogrammed control (Mikro-ohjelmoitu
More informationCISC Processor Design
CISC Processor Design Virendra Singh Indian Institute of Science Bangalore virendra@computer.org Lecture 3 SE-273: Processor Design Processor Architecture Processor Architecture CISC RISC Jan 21, 2008
More informationControl unit. Input/output devices provide a means for us to make use of a computer system. Computer System. Computer.
Lecture 6: I/O and Control I/O operations Control unit Microprogramming Zebo Peng, IDA, LiTH 1 Input/Output Devices Input/output devices provide a means for us to make use of a computer system. Computer
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer 4.2 CPU Basics The computer s CPU fetches, decodes, and executes program instructions. The two principal parts of the CPU are the datapath and the control unit.
More informationChapter 4. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More information5-1 Instruction Codes
Chapter 5: Lo ai Tawalbeh Basic Computer Organization and Design 5-1 Instruction Codes The Internal organization of a digital system is defined by the sequence of microoperations it performs on data stored
More informationMicro-programmed Control Ch 17
Micro-programmed Control Ch 17 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics Course Summary 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to
More informationCPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system.
CPU ARCHITECTURE QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. ANSWER 1 Data Bus Width the width of the data bus determines the number
More informationHardwired Control (4) Micro-programmed Control Ch 17. Micro-programmed Control (3) Machine Instructions vs. Micro-instructions
Micro-programmed Control Ch 17 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics Course Summary Hardwired Control (4) Complex Fast Difficult to design Difficult to modify
More informationCS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.
CS 265 Computer Architecture Wei Lu, Ph.D., P.Eng. Part 3: von Neumann Architecture von Neumann Architecture Our goal: understand the basics of von Neumann architecture, including memory, control unit
More informationDC57 COMPUTER ORGANIZATION JUNE 2013
Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.
More informationComputer Architecture
Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two
More informationComputer Logic II CCE 2010
Computer Logic II CCE 2010 Dr. Owen Casha Computer Logic II 1 The Processing Unit Computer Logic II 2 The Processing Unit In its simplest form, a computer has one unit that executes program instructions.
More information4. MICROPROGRAMMED COMPUTERS
Structure of Computer Systems Laboratory No. 4 1 4. MICROPROGRAMMED COMPUTERS This laboratory work presents the principle of microprogrammed computers and an example of microprogrammed architecture, in
More informationInstruction Sets: Characteristics and Functions Addressing Modes
Instruction Sets: Characteristics and Functions Addressing Modes Chapters 10 and 11, William Stallings Computer Organization and Architecture 7 th Edition What is an Instruction Set? The complete collection
More informationMICROPROGRAMMED CONTROL
MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed
More informationMemory General R0 Registers R1 R2. Input Register 1. Input Register 2. Program Counter. Instruction Register
CPU Organisation Central Processing Unit (CPU) Memory General R0 Registers R1 R2 ALU R3 Output Register Input Register 1 Input Register 2 Internal Bus Address Bus Data Bus Addr. $ 000 001 002 Program Counter
More informationChapter 14 - Processor Structure and Function
Chapter 14 - Processor Structure and Function Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 14 - Processor Structure and Function 1 / 94 Table of Contents I 1 Processor Organization
More informationBasic Computer Organization and Design Part 2/3
Basic Computer Organization and Design Part 2/3 Adapted by Dr. Adel Ammar Computer Organization Basic Computer Instructions Basic Computer Instruction Format Memory-Reference Instructions (OP-code = 000
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : 2BS_CS_C_Computer Orgnisation_248 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: -452462 CLASS TEST 28- COMPUTER SCIENCE &
More informationChapter 4. MARIE: An Introduction to a Simple Computer 4.8 MARIE 4.8 MARIE A Discussion on Decoding
4.8 MARIE This is the MARIE architecture shown graphically. Chapter 4 MARIE: An Introduction to a Simple Computer 2 4.8 MARIE MARIE s Full Instruction Set A computer s control unit keeps things synchronized,
More informationCOMPUTER ORGANIZATION
COMPUTER ORGANIZATION INDEX UNIT-II PPT SLIDES Srl. No. Module as per Session planner Lecture No. PPT Slide No. 1. Register Transfer language 2. Register Transfer Bus and memory transfers 3. Arithmetic
More informationTHE MICROPROCESSOR Von Neumann s Architecture Model
THE ICROPROCESSOR Von Neumann s Architecture odel Input/Output unit Provides instructions and data emory unit Stores both instructions and data Arithmetic and logic unit Processes everything Control unit
More informationChapter 05: Basic Processing Units Control Unit Design. Lesson 15: Microinstructions
Chapter 05: Basic Processing Units Control Unit Design Lesson 15: Microinstructions 1 Objective Understand that an instruction implement by sequences of control signals generated by microinstructions in
More informationCOSC 243. Computer Architecture 1. COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1
COSC 243 Computer Architecture 1 COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1 Overview Last Lecture Flip flops This Lecture Computers Next Lecture Instruction sets and addressing
More informationBasics of Microprocessor
Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured
More informationUNIT V: CENTRAL PROCESSING UNIT
UNIT V: CENTRAL PROCESSING UNIT Agenda Basic Instruc1on Cycle & Sets Addressing Instruc1on Format Processor Organiza1on Register Organiza1on Pipeline Processors Instruc1on Pipelining Co-Processors RISC
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 12 Processor Structure and Function
William Stallings Computer Organization and Architecture 8 th Edition Chapter 12 Processor Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data
More informationNotes: The Marie Simulator
The Accumulator (AC) is the register where calculations are performed. To add two numbers together, a) load the first number into the accumulator with a Load instruction b) Add the second number to the
More informationASSIGNMENT ECE514 (COMPUTER ORGANIZATION) ASSIGNMENT NO. 3
ASSIGNMENT ECE514 (COMPUTER ORGANIZATION) ASSIGNMENT NO. 3 This is an individual assignment for ECE514. It carries a mark of 10%. The rubric of marks is given in Appendix 3. This assignment is about designing
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital
Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in
More informationThe register set differs from one computer architecture to another. It is usually a combination of general-purpose and special purpose registers
Part (6) CPU BASICS A typical CPU has three major components: 1- register set, 2- arithmetic logic unit (ALU), 3- control unit (CU). The figure below shows the internal structure of the CPU. The CPU fetches
More informationComputer Architecture and Organization. Instruction Sets: Addressing Modes and Formats
Computer Architecture and Organization Instruction Sets: Addressing Modes and Formats Addressing Modes Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack Immediate Addressing
More informationLecture 5: Computer Organization Instruction Execution. Computer Organization Block Diagram. Components. General Purpose Registers.
Lecture 5: Computer Organization Instruction Execution Computer Organization Addressing Buses Fetch-Execute Cycle Computer Organization CPU Control Unit U Input Output Memory Components Control Unit fetches
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 16 Micro-programmed Control
William Stallings Computer Organization and Architecture 8 th Edition Chapter 16 Micro-programmed Control Control Unit Organization Micro-programmed Control Use sequences of instructions (see earlier notes)
More informationWhere Does The Cpu Store The Address Of The
Where Does The Cpu Store The Address Of The Next Instruction To Be Fetched The three most important buses are the address, the data, and the control buses. The CPU always knows where to find the next instruction
More informationChapter 4. Chapter 4 Objectives. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More informationChapter 4. Chapter 4 Objectives
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More informationCopyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Computing Layers
Chapter 4 The Von Neumann Model Original slides from Gregory Byrd, North Carolina State University Modified slides by C. Wilcox, S. Rajopadhye, Colorado State University Computing Layers Problems Algorithms
More informationCHAPTER SIX BASIC COMPUTER ORGANIZATION AND DESIGN
CHAPTER SIX BASIC COMPUTER ORGANIZATION AND DESIGN 6.1. Instruction Codes The organization of a digital computer defined by: 1. The set of registers it contains and their function. 2. The set of instructions
More informationMajor and Minor States
Major and Minor States We now consider the micro operations and control signals associated with the execution of each instruction in the ISA. The execution of each instruction is divided into three phases.
More informationComputer Organization and Technology Processor and System Structures
Computer Organization and Technology Processor and System Structures Assoc. Prof. Dr. Wattanapong Kurdthongmee Division of Computer Engineering, School of Engineering and Resources, Walailak University
More informationComputer Structure. Unit 4. Processor
Computer Structure Unit 4. Processor Departamento de Informática Grupo de Arquitectura de Computadores, Comunicaciones y Sistemas UNIVERSIDAD CARLOS III DE MADRID Contents Computer elements Processor organization
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationWhat Are The Main Differences Between Program Counter Pc And Instruction Register Ir
What Are The Main Differences Between Program Counter Pc And Instruction Register Ir and register-based instructions - Anatomy on a CPU - Program Counter (PC): holds memory address of next instruction
More informationRegister-Level Design
Register-Level Design A digital system can be treated at different level of abstraction or compleity. So far, we have seen it at the gate level and the transistor level. At a higher level than the gate
More informationCHAPTER 8: Central Processing Unit (CPU)
CS 224: Computer Organization S.KHABET CHAPTER 8: Central Processing Unit (CPU) Outline Introduction General Register Organization Stack Organization Instruction Formats Addressing Modes 1 Major Components
More informationDarshan Institute of Engineering & Technology for Diploma Studies Unit - 1
Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1 1. Draw and explain 4 bit binary arithmetic or adder circuit diagram. A binary parallel adder is digital function that produces
More informationComputer Architecture Programming the Basic Computer
4. The Execution of the EXCHANGE Instruction The EXCHANGE routine reads the operand from the effective address and places it in DR. The contents of DR and AC are interchanged in the third microinstruction.
More informationCS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.
CS 265 Computer Architecture Wei Lu, Ph.D., P.Eng. Part 5: Processors Our goal: understand basics of processors and CPU understand the architecture of MARIE, a model computer a close look at the instruction
More informationMicrocomputer Architecture and Programming
IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller
More information