Academic Course Description. VL2001 Digital System Design using Verilog First Semester, (Odd semester)
|
|
- Julia Walton
- 5 years ago
- Views:
Transcription
1 Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2001 Digital System Design using Verilog First Semester, (Odd semester) Course (catalog) description The course explores the design aspects involved in the realization of CMOS integrated circuits/systems from device up to the register/subsystem level. It addresses major design methodologies with emphasis placed on structured full custom design. The course includes the study of the MOS device, critical interconnect and gate characteristics that determine the performance of VLSI circuits. This course will held the students to learn basic digital VLSI design paradigms and the necessary Verilog HDL constructs that would help them to build combinational & sequential logic circuits in CMOS and run simulations using CAD tools. Compulsory/Elective course: Compulsory for 1 st semester M. Tech (VLSI Design) students. Credit hours: 4 credits Course coordinator(s): Mrs.M.valarmathi, Asst. Professor (Sr. Grade), Department of ECE Instructor(s) Name of the instructor Class handling Office location Office phone Consultation Mrs.M.valarmathi VLSI TP10S3 - valarmathi.m@ktr.srmuniv.ac.in Day pm Relationship to other courses Pre-requisites : Nil Assumed knowledge : Knowledge of digital design is useful to fully benefit from this course. However, no hardware description language experience is necessary. Following courses : VL2103 Low Power VLSI Design, VL2115 High Speed VLSI VL2118 Digital HDL Design and Verification Tools used ModelSim: Modelsim is a Simulation tool in which we write the code to check the Desired functionality and if require we debug the code. Xilinx ISE: Xilinx ISE is an Integrated Software Environment use to check HDL error and little bit simulation (Not as good as compare to Modelsim) plus it will synthesize the code and generate the required files for the Xilinx Device. Therefore, ISE does Simulation+Synthesis+FPGA File generation for Hardware configuration. Page 1 of 5
2 REFERENCES 1. Samir palnitkar, Verilog HDL, Pearson education, Second Edition,20O3. 2. J. Bhasker, A Verilog HDL Primer, Second Edition, Star Galaxy, J. Bhasker, A Verilog Synthesis: A Practical Primer, Star Galaxy, Jan.M.Rabaey., Anitha Chandrakasan Borivoje Nikolic, "Digital Integrated Circuits", Second Edition 5. Neil H.E Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design", 2nd Edition, Addition,Wesley, Sung Mu Kang, Yusuf Leblebici CMOS Digital Integrated Circuits, 3 rd edition, Tata McGraw- Hill, Class schedule: Four 50 minutes Lecture sessions and Four 50 minutes lab session per week Section VLSI Schedule Day1:8.50am- 9.40am Day2:9.45am-10.35am Day3: 1.25pm-2.15pm Day4:2.20pm-3.10pm Professional component General - 0% Basic Sciences - 0% Engineering sciences & Technical arts - 0% Professional subject - 100% Broad area: Communication Signal Processing Electronics VLSI Embedded Test Schedule - Theory This is a tentative Schedule that may change during the semester. S. No. Test Portions Duration 1 Cycle Test 2 units 2 periods 2 Model Exam 3 units 3hrs Course objectives 1. To use mathematical methods and circuit analysis models in analysis of CMOS digital electronics circuits, including logic components and their interconnects. 2. To understand of the characteristics of CMOS circuit construction. 3. To complete a significant VLSI design project having a set of objective criteria & design constraints. 4. To introduce the concepts & techniques of modern IC design and testing (CMOS VLSI). 5. To provide experience designing integrated circuits using Computer Aided Design (CAD) Tools. 6. Be able to design static CMOS combinational and sequential logic at the transistor level 7. Design for higher performance or lower area using alternative circuit families 8. Compare the tradeoffs of sequencing elements including FFs, transparent latches, and pulsed latches 9. Design functional units including adders, multipliers, ROMs, SRAMs, and PLAs Page 2 of 5
3 Course Learning Outcomes The learning outcomes for this course (i.e., what you should be able to do at the end of the course) are as follows: 1. Be able to use VLSI design methodologies to understand and design complex digital systems. 2. Be able to create circuits that realize specified digital functions. 3. Be able to identify logic and technology-specific parameters to control the functionality, timing, power, and parasitic effects.be able to complete a significant VLSI design project having a set of objective criteria & design constraints. Teaching plan(total contact hours=45 hrs) Unit -1 Basic concepts, Identifiers, System task and functions, Value set, Data types, Parameters, Operands, Operators, Modules and ports, Gate-level Modeling, Dataflow Modeling, Behavioral Modeling, Switch level modeling, Tri state gates, MOS Switches, Bidirectional switches, User defined primitives, Combinational UDP, Sequential UDP. Introduction to synthesis, Verilog HDL synthesis- Synthesis Design flow Test bench-lab exercise. Session Topics Text / Chapter 1 Basic concepts, Identifiers, Data types, Parameters, Operands, Operators, Ref [1], Chapter 3 2 Operands, Operators, Modules and ports Ref [1], Chapter 6 3 Modules and ports Ref [1], Chapter 4 4 Gate-level Modeling Ref [1], Chapter 5 5 Dataflow Modeling Ref [1], Chapter 6 6 Behavioral Modeling Ref [1], Chapter 7 7 Switch level modeling Ref [1], Chapter 11 8 User defined primitives, Combinational UDP, Sequential UDP. Ref [1], Chapter 12 9 System task and functions Ref [1], Chapter 8 10 Functions Ref [1], Chapter 8 11 Synthesis Design flow Test bench Ref [1], Chapter 8 12 lab exercises Ref[1]chapter2to12 Unit-2 MOS transistors- Threshold voltage- characteristics of MOS transistor-channel length modulation- short channel effects- Design of Logic gates using NMOS, PMOS and CMOS, Stick diagrams- Transfer characteristics of CMOS inverter- Power dissipation Delay and sizing of inverters- Lab exercise. 13 MOS transistors- Threshold voltage- characteristics of MOS transistor Ref [5], Chapter 2 14 channel length modulation Ref [5], Chapter 2 15 short channel effects- Ref [6], Chapter 3 16 Design of Logic gates using NMOS, PMOS Ref [5], Chapter 1 17 Design of Logic gates using CMOS,layout, Stick diagrams- Ref [5], Chapter 1 18 Transfer characteristics of CMOS inverter Ref [5], Chapter 1 19 Power dissipation Ref [5], Chapter 4 20 Delay Estimation Ref [5], Chapter 4 21 sizing of inverters Ref [5], Chapter 4 22 Lab exercise. Ref [5], Chapter 1 Unit3 CMOS COMBINATIONAL CIRCUITS Static CMOS design-complementary CMOS - static properties- complementary CMOS design-power consumption in CMOS logic gates-dynamic or glitching transitions - Design techniques to reduce switching activity - Radioed logic-dc VSL - pass transistor logic - Differential pass transistor logic - Sizing of level restorer-sizing in pass transistor-dynamic CMOS design-basic principles - Domino logicoptimization of Domino logic-npcmos-logic style selection -Designing logic for reduced supply voltages. Lab exercise in Switch level modeling. 23 Static CMOS and its properties Ref [5], Chapter 6 Page 3 of 5
4 24 Radioed logic circuits, Cascode Voltage Swing Ref [5], Chapter 6 25 Differential Cascode Voltage Swing logic(dcvsl). Ref [5], Chapter 6 26 Pass transistor logic - Differential pass transistor logic Ref [5], Chapter 6 27 Dynamic CMOS design-basic principles Ref [6], Chapter 9 28 Domino logic-optimization of Domino logic Ref [6], Chapter9 29 NP-CMOS-logic style selection Ref [6], Chapter9 30 Designing logic for reduced supply voltages. Ref [6], Chapter 9 31 Lab exercise in Switch level modeling. Ref [1], Chapter 11 Unit 4 CMOS SEQUENTIAL CIRCUITS Timing metrics for sequential circuit - latches Vs registers -static latches and registers - Bistability principle - multiplexer based latches-master slave edge triggered registers- non-ideal clock signals-low voltage static latches-static SR flip flop - Dynamic latches and registers-c 2 MOS register - Dual edge registers-true single phase clocked registers-pipelining to optimize sequential circuit latch Vs register based pipelines-non-bistable sequential circuit-schmitt trigger-mono stable -Astable -sequential circuit - choosing a clocking strategy.. Lab exercise in Switch level modeling 32 latches Vs registers -static latches and registers - Bistability principle - Ref [5], Chapter7 33 multiplexer based latches Ref [5], Chapter7 34 master slave edge triggered registers- non-ideal clock signalslow voltage static latches-static SR flip flop Ref [6], Chapter8 35 Dynamic latches and registers Ref [5], Chapter7 36 C 2 MOS register Ref [5], Chapter7 37 Dual edge registerstrue single Phase clockedregister Ref [5], Chapter7 38 pipelining to optimize sequential circuit latch Vs register based pipelines- Ref [5], Chapter7 39 Non-Bistable sequential circuit- Ref [5], Chapter7 40 Schmitt trigger-mono stable -Astable -sequential circuit Ref [6], Chapter8 Unit5 SUB-SYSTEM DESIGN Addition/Subtraction - Comparators- Zero/One Detectors- Binary Counters- ALUs Multiplication- Shifters- Memory elements- control: Finite-State Machines. Lab exercise. 41 Addition Ref [5], Chapter8 42 Subtraction Ref [5], Chapter8 43 Comparators- Zero/One Detectors-Binary Counters Ref [5], Chapter8 44 ALUs Shifters- Memory elements- control: Finite-State Machines. Lab exercise. Ref [5], Chapter8 45 Multiplication Ref [5], Chapter8 Grading Cycle Test - 10% Model Test - 10% Surprise Test - 5% Term Paper - 5% Lab Performance - 15% Final exam for Theory - 40% Final exam for Practical - 15% Revised by: Mrs.M.Valarmathi, Assistant Professor (Sr.Grade), Department of ECE Dated: 24 th July 2015 Revision No.: 00 Date of revision: NA Course Incharge M.VALARMATHI Page 4 of 5 HOD Dr.S.Malarvizhi
5 L T P C DIGITAL SYSTEMS DESIGN USING VERILOG VL2001 Total Contact Hours - 75 Prerequisites : Nil PURPOSE HDL programming being fundamental for VLSI design this course concentrates on delivering the necessary concepts and features. INSTRUCTIONAL OBJECTIVES The student will learn the different abstract levels in Verilog for modeling digital circuits. The student will learn the basic CMOS circuit, characteristics and performance. The student will learn the designing of combinational and sequential circuits in CMOS UNIT I - BASIC CONCEPTS - VERILOG Basic concepts, Identifiers, System task and functions, Value set, Data types, Parameters, Operands, Operators, Modules and ports, Gate-level Modeling, Dataflow Modeling, Behavioral Modeling, Switch level modeling, Tri state gates, MOS Switches, Bidirectional switches, User defined primitives, Combinational UDP, Sequential UDP. Introduction to synthesis, Verilog HDL synthesis-synthesis Design flow Test bench-lab exercise. UNIT II BASICS OF MOS TRANISTORS MOS transistors- Threshold voltage- characteristics of MOS transistor-channel length modulation- short channel effects- Design of Logic gates using NMOS, PMOS and CMOS, Stick diagrams- Transfer characteristics of CMOS inverter- Power dissipation Delay and sizing of inverters- Lab exercise. UNIT III - CMOS COMBINATIONAL CIRCUITS Static CMOS design-complementary CMOS - static properties- complementary CMOS design-power consumption in CMOS logic gates-dynamic or glitching transitions - Design techniques to reduce switching activity - Radioed logic-dc VSL - pass transistor logic - Differential pass transistor logic - Sizing of level restorer-sizing in pass transistor-dynamic CMOS design-basic principles - Domino logicoptimization of Domino logic-npcmos-logic style selection -Designing logic for reduced supply voltages. Lab exercise in Switch level modeling. UNIT IV - CMOS SEQUENTIAL CIRCUITS Timing metrics for sequential circuit - latches Vs registers -static latches and registers - Bistability principle - multiplexer based latches-master slave edge triggered registers- non-ideal clock signals-low voltage static latches-static SR flip flop - Dynamic latches and registers-c 2 MOS register - Dual edge registers-true single phase clocked registers-pipelining to optimize sequential circuit latch Vs register based pipelines-non-bistable sequential circuit-schmitt trigger-mono stable -Astable -sequential circuit - choosing a clocking strategy.. Lab exercise in Switch level modeling UNIT V SUB-SYSTEM DESIGN/ SYSTEM VERILOG Addition/Subtraction - Comparators- Zero/One Detectors- Binary Counters- ALUs Multiplication- Shifters- Memory elements- control: Finite-State Machines. Lab exercise. REFERENCES 1. Samir palnitkar, Verilog HDL, Pearson education, Second Edition,20O3. 2. J. Bhasker, A Verilog HDL Primer, Second Edition, Star Galaxy, J. Bhasker, A Verilog Synthesis: A Practical Primer, Star Galaxy, Jan.M.Rabaey., Anitha Chandrakasan Borivoje Nikolic, "Digital Integrated Circuits", Second Edition 5. Neil H.E Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design", 2nd Edition, Addition Wesley, Sung Mu Kang, Yusuf Leblebici CMOS Digital Integrated Circuits, 3 rd edition, Tata McGraw-Hill, Page 5 of 5
Academic Course Description. VL2003 Digital Processing Structures for VLSI First Semester, (Odd semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2003 Digital Processing Structures for VLSI First Semester, 2015-16
More informationAcademic Course Description
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2003 DSP Structures for VLSI Systems First Semester, 2014-15 (ODD
More informationAcademic Course Description. CO2111 Optical Network and Photonic Switching Second Semester, (Even semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering CO2111 Optical Network and Photonic Switching Second Semester, 2014-15
More informationSt.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad
St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of
More informationColumbia Univerity Department of Electrical Engineering Fall, 2004
Columbia Univerity Department of Electrical Engineering Fall, 2004 Course: EE E4321. VLSI Circuits. Instructor: Ken Shepard E-mail: shepard@ee.columbia.edu Office: 1019 CEPSR Office hours: MW 4:00-5:00
More informationINSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING
INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.
More informationAcademic Course Description. EM2101 Computer Architecture
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering EM2101 Computer Architecture Third Semester, 2015-2016 (Odd Semester)
More informationAcademic Course Description
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering EC1027 COMPUTER COMMUNICATION Seventh Semester, 2016-17 (odd semester)
More informationSIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN
SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA
More informationMLR Institute of Technology
MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN
More informationAcademic Course Description
BEC502 MICROPROCESSOR AND MICROCONTROLLER Course (catalog) description Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering
More informationAcademic Course Description. EC0309A Microprocessors and Micrcontrollers Fifth Semester, (Odd Semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering EC0309A Microprocessors and Micrcontrollers Fifth Semester, 2014-15
More informationAcademic Course Description
BEC003 Integrated Services Digital Network Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC002INTEGRATED
More informationDepartment of Technical Education DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING. Fifth Semester. Subject: VHDL Programming
Department of Technical Education DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING Fifth Semester Subject: VHDL Programming Contact Hours/Week : 04 Contact Hours/Semester : 64 CONTENTS No. Of
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationDigital Logic Design Lab
Digital Logic Design Lab DEPARTMENT OF ELECTRICAL ENGINEERING LAB BROCHURE DIGITAL LOGIC DESIGN LABORATORY CONTENTS Lab Venue... 3 Lab Objectives & Courses... 3 Lab Description & Experiments... 4 Hardware
More informationDay Hour Timing pm pm am am
SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF COMPUTING DEPARTMENT OF SOFTWARE ENGINEERING COURSE PLAN Course Code : SE1002 Course Title : COMPUTER ORGANIZATION AND ARCHITECTURE Semester
More informationEE 434 ASIC & Digital Systems
EE 434 ASIC & Digital Systems Dae Hyun Kim EECS Washington State University Spring 2018 Course Website http://eecs.wsu.edu/~ee434 Themes Study how to design, analyze, and test a complex applicationspecific
More informationHardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture 01 Introduction Welcome to the course on Hardware
More informationKING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT
KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class
More informationAll MSEE students are required to take the following two core courses: Linear systems Probability and Random Processes
MSEE Curriculum All MSEE students are required to take the following two core courses: 3531-571 Linear systems 3531-507 Probability and Random Processes The course requirements for students majoring in
More informationVerilog for High Performance
Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes
More informationEE3032 Introduction to VLSI Design
EE3032 Introduction to VLSI Design Jin-Fu Li Advanced Reliable Systems (ARES) Lab. Department of Electrical Engineering National Central University Jhongli, Taiwan Contents Syllabus Introduction to CMOS
More informationAcademic Course Description
BEC601 - COMPUTER COMMUNICATION AND NETWORKS Course (catalog) description Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication
More information(ii) Simplify and implement the following SOP function using NOR gates:
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD
More informationLecture #1: Introduction
Lecture #1: Introduction Kunle Olukotun Stanford EE183 January 8, 20023 What is EE183? EE183 is continuation of EE121 Digital Logic Design is a a minute to learn, a lifetime to master Programmable logic
More informationPart A: Course Outline
University of Macau Faculty of Science and Technology Course Title: Department of Electrical and Computer Engineering Part A: Course Outline Communication System and Data Network Course Code: ELEC460 Year
More information: : (91-44) (Office) (91-44) (Residence)
Course: VLSI Circuits (Video Course) Faculty Coordinator(s) : Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Chennai 600036 Email Telephone : srinis@iitm.ac.in,
More informationAcademic Course Description
BEC012 - CRYPTOGRAPHY AND NETWORK SECURITY Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC012 Cryptography
More informationDIGITAL DESIGN TECHNOLOGY & TECHNIQUES
DIGITAL DESIGN TECHNOLOGY & TECHNIQUES CAD for ASIC Design 1 INTEGRATED CIRCUITS (IC) An integrated circuit (IC) consists complex electronic circuitries and their interconnections. William Shockley et
More informationInstitute of Engineering & Management
Course:CS493- Computer Architecture Lab PROGRAMME: COMPUTERSCIENCE&ENGINEERING DEGREE:B. TECH COURSE: Computer Architecture Lab SEMESTER: 4 CREDITS: 2 COURSECODE: CS493 COURSE TYPE: Practical COURSE AREA/DOMAIN:
More informationL1: Course Overview
L: 6. Course Overview Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Rex Min J. Rabaey, A. Chandrakasan, B. Nikolic. Digital Integrated
More informationLow Power PLAs. Reginaldo Tavares, Michel Berkelaar, Jochen Jess. Information and Communication Systems Section, Eindhoven University of Technology,
Low Power PLAs Reginaldo Tavares, Michel Berkelaar, Jochen Jess Information and Communication Systems Section, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands {regi,michel,jess}@ics.ele.tue.nl
More informationECE 156A - Syllabus. Description
ECE 156A - Syllabus Lecture 0 ECE 156A 1 Description Introduction to HDL (Hardware Description Language) basic elements, HDL simulation concepts, HDL concurrent statements with examples and applications,
More informationEND-TERM EXAMINATION
(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum
More informationTutorial on VHDL and Verilog Applications
Second LACCEI International Latin American and Caribbean Conference for Engineering and Technology (LACCEI 2004) Challenges and Opportunities for Engineering Education, Research and Development 2-4 June
More information: SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF TELECOMMUNICATION COURSE PLAN
SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF TELECOMMUNICATION COURSE PLAN Course Code Course Title Semester Course Time Location : TE1103 : Digital Design and Modelling using VHDL.
More informationPINE TRAINING ACADEMY
PINE TRAINING ACADEMY Course Module A d d r e s s D - 5 5 7, G o v i n d p u r a m, G h a z i a b a d, U. P., 2 0 1 0 1 3, I n d i a Digital Logic System Design using Gates/Verilog or VHDL and Implementation
More informationHANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment
Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)
More information3. Implementing Logic in CMOS
3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 27 September, 27 ECE Department,
More informationA Novel Design of High Speed and Area Efficient De-Multiplexer. using Pass Transistor Logic
A Novel Design of High Speed and Area Efficient De-Multiplexer Using Pass Transistor Logic K.Ravi PG Scholar(VLSI), P.Vijaya Kumari, M.Tech Assistant Professor T.Ravichandra Babu, Ph.D Associate Professor
More informationECE 2300 Digital Logic & Computer Organization. More Sequential Logic Verilog
ECE 2300 Digital Logic & Computer Organization Spring 2018 More Sequential Logic Verilog Lecture 7: 1 Announcements HW3 will be posted tonight Prelim 1 Thursday March 1, in class Coverage: Lectures 1~7
More informationVHDL for Synthesis. Course Description. Course Duration. Goals
VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes
More informationFundamentals of Digital System Design ECE 3700, CPSC 3700
Fundamentals of Digital System Design ECE 3700, CPSC 3700 Instructor: Priyank Kalla (kalla@ece.utah.edu) 4 Credits Tue, Thu 1:25-1:45pm, WEB 1230 Office Hours: Tue, Thu: 2:30-4pm, or by appointment Office:
More informationVLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.0 Project: A -Bit Kogge-Stone Adder Project number: 1 Project Group: Name Project members Telephone E-mail Project
More informationAcademic Course Description. EC1016A Microprocessors and Microcontrollers Fifth Semester, (Odd Semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering EC1016A Microprocessors and Microcontrollers Fifth Semester, 2016-17
More informationMidterm Project Design of 4 Bit ALU Fall 2001
Midterm Project Design of 4 Bit ALU Fall 2001 By K.Narayanan George Washington University E.C.E Department K.Narayanan Fall 2001 1 Midterm Project... 1 Design of 4 Bit ALU... 1 Abstract... 3 1.2 Specification:...
More informationAcademic Course Description
BET008 WIRELESS NETWORKS Academic Course Description Course (catalog) description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BET008
More informationCHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS
Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler
More informationINTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor
Course Title Course Code MICROPROCESSOR & ASSEMBLY LANGUAGE PROGRAMMING DEC415 Lecture : Practical: 2 Course Credit Tutorial : 0 Total : 5 Course Learning Outcomes At end of the course, students will be
More informationDESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR LOGIC FAMILIES
Volume 120 No. 6 2018, 4453-4466 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR
More informationDepartment of Computer Science and Engineering Khulna University of Engineering & Technology Khulna , Bangladesh. Course Plan/Profile
Department of Computer Science and Engineering Khulna University of Engineering & Technology Khulna - 9203, Bangladesh Course Plan/Profile 1. Course No.: CSE 1201 Contact Hours:3/week 2. Course Title:
More informationDigital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition
Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Table of Contents 1. Introduction to Digital Logic 1 1.1 Background 1 1.2 Digital Logic 5 1.3 Verilog 8 2. Basic Logic Gates 9
More informationI 3 I 2. ! Language of logic design " Logic optimization, state, timing, CAD tools
Course Wrap-up Let s Try the Priority Encoder One More Time = =! Priority Encoder Revisited! What (We Hope) You Learned I 3 O 3 I j O j! Design Methodology! I 2 O 2 I O I O Zero Oj Ij Ij CS 5 - Spring
More informationECE 637 Integrated VLSI Circuits. Introduction. Introduction EE141
ECE 637 Integrated VLSI Circuits Introduction EE141 1 Introduction Course Details Instructor Mohab Anis; manis@vlsi.uwaterloo.ca Text Digital Integrated Circuits, Jan Rabaey, Prentice Hall, 2 nd edition
More informationLab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation
Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to
More informationPG Certificate. VLSI Design & Verification (RTL using Verilog, FPGA Design Flow & Verification) (Live Project)
PG Certificate in VLSI Design & Verification (RTL using Verilog, FPGA Design Flow & Verification) (Live Project) Certificates by National Skill Development Corporation (NSDC), Ministry of Skill Development
More informationDay Hour Timing pm am am am
SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF COMPUTING DEPARTMENT OF CSE COURSE PLAN Course Code : CS0451 Course Title : Software Quality Management Semester : VII Course Time : July-Dec
More informationVerilog HDL. A Guide to Digital Design and Synthesis. Samir Palnitkar. SunSoft Press A Prentice Hall Title
Verilog HDL A Guide to Digital Design and Synthesis Samir Palnitkar SunSoft Press A Prentice Hall Title Table of Contents About the Author Foreword Preface Acknowledgments v xxxi xxxiii xxxvii Part 1:
More informationVLSI DESIGN (ELECTIVE-I) Question Bank Unit I
VLSI DESIGN (ELECTIVE-I) Question Bank Unit I B.E (E&C) NOV-DEC 2008 1) If A & B are two unsigned variables, with A = 1100 and B = 1001, find the values of following expressions. i. (A and B) ii. (A ^
More informationLogic Circuits II ECE 2411 Thursday 4:45pm-7:20pm. Lecture 3
Logic Circuits II ECE 2411 Thursday 4:45pm-7:20pm Lecture 3 Lecture 3 Topics Covered: Chapter 4 Discuss Sequential logic Verilog Coding Introduce Sequential coding Further review of Combinational Verilog
More informationSunburst Design - Verilog-2001 Design & Best Coding Practices by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc.
World Class Verilog & SystemVerilog Training Sunburst Design - Verilog-2001 Design & Best Coding Practices by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc. Cliff Cummings
More informationThe Microprocessor as a Microcosm:
The Microprocessor as a Microcosm: A Hands-On Approach to VLSI Design Education David Harris David_Harris@hmc.edu November 2002 Harvey Mudd College Claremont, CA Outline Introduction Course Organization
More informationLABORATORY MANUAL VLSI DESIGN LAB EE-330-F
LABORATORY MANUAL VLSI DESIGN LAB EE-330-F (VI th Semester) Prepared By: Vikrant Verma B. Tech. (ECE), M. Tech. (ECE) Department of Electrical & Electronics Engineering BRCM College of Engineering & Technology
More informationSRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY
SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF COMPUTING DEPARTMENT OF COMPUTER APPLICATIONS COURSE PLAN Course Code : MC0613 Course Title : Programming in C# Semester : III Course Time
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET4076) Lecture 4(part 2) Testability Measurements (Chapter 6) Said Hamdioui Computer Engineering Lab Delft University of Technology 2009-2010 1 Previous lecture What
More informationLecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration
TKT-1426 Digital design for FPGA, 6cp Fall 2011 http://www.tkt.cs.tut.fi/kurssit/1426/ Tampere University of Technology Department of Computer Systems Waqar Hussain Lecture Contents Lecture 1: Introduction
More informationSense Amplifiers 6 T Cell. M PC is the precharge transistor whose purpose is to force the latch to operate at the unstable point.
Announcements (Crude) notes for switching speed example from lecture last week posted. Schedule Final Project demo with TAs. Written project report to include written evaluation section. Send me suggestions
More informationField Programmable Gate Array (FPGA)
Field Programmable Gate Array (FPGA) Lecturer: Krébesz, Tamas 1 FPGA in general Reprogrammable Si chip Invented in 1985 by Ross Freeman (Xilinx inc.) Combines the advantages of ASIC and uc-based systems
More informationDon t expect to be able to write and debug your code during the lab session.
EECS150 Spring 2002 Lab 4 Verilog Simulation Mapping UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 4 Verilog Simulation Mapping
More informationDigital Electronics
Coordinating unit: Teaching unit: Academic year: Degree: ECTS credits: 2018 205 - ESEIAAT - Terrassa School of Industrial, Aerospace and Audiovisual Engineering 710 - EEL - Department of Electronic Engineering
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL
More informationCONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)
CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN FALL 2005
CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN FALL 2005 AN INTRODUCTION TO DIGITAL SYSTEMS AND THE PPM PROJECT 1. Introduction A digital system consists of digital circuits. It performs sequences of simple
More informationField Programmable Gate Array
Field Programmable Gate Array System Arch 27 (Fire Tom Wada) What is FPGA? System Arch 27 (Fire Tom Wada) 2 FPGA Programmable (= reconfigurable) Digital System Component Basic components Combinational
More informationFinal Exam Solution Sunday, December 15, 10:05-12:05 PM
Last (family) name: First (given) name: Student I.D. #: Circle section: Kim Hu Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/CS 352 Digital System Fundamentals
More informationHardware Description Languages (HDLs) Verilog
Hardware Description Languages (HDLs) Verilog Material from Mano & Ciletti book By Kurtulus KULLU Ankara University What are HDLs? A Hardware Description Language resembles a programming language specifically
More informationUNIT V: SPECIFICATION USING VERILOG HDL
UNIT V: SPECIFICATION USING VERILOG HDL PART -A (2 Marks) 1. What are identifiers? Identifiers are names of modules, variables and other objects that we can reference in the design. Identifiers consists
More informationFPGA Based Digital Design Using Verilog HDL
FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology
More informationECE 241F Digital Systems
ECE 241F Digital Systems Fall 2016 J. Anderson, P. Chow Basic Information Instructors and Lecture Information Section L101 L102 L103 Instructor Jason Anderson Paul Chow Jason Anderson Office EA 314 EA
More informationEvolution of Implementation Technologies. ECE 4211/5211 Rapid Prototyping with FPGAs. Gate Array Technology (IBM s) Programmable Logic
ECE 42/52 Rapid Prototyping with FPGAs Dr. Charlie Wang Department of Electrical and Computer Engineering University of Colorado at Colorado Springs Evolution of Implementation Technologies Discrete devices:
More informationHigh-Performance Full Adders Using an Alternative Logic Structure
Term Project EE619 High-Performance Full Adders Using an Alternative Logic Structure by Atulya Shivam Shree (10327172) Raghav Gupta (10327553) Department of Electrical Engineering, Indian Institure Technology,
More informationVLSI Implementation of Adders for High Speed ALU
VLSI Implementation of Adders for High Speed ALU Prashant Gurjar Rashmi Solanki Pooja Kansliwal Mahendra Vucha Asst. Prof., Dept. EC,, ABSTRACT This paper is primarily deals the construction of high speed
More informationVerilog Tutorial (Structure, Test)
Digital Circuit Design and Language Verilog Tutorial (Structure, Test) Chang, Ik Joon Kyunghee University Hierarchical Design Top-down Design Methodology Bottom-up Design Methodology Module START Example)
More informationMore Course Information
More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well
More informationDesign and Implementation of VLSI 8 Bit Systolic Array Multiplier
Design and Implementation of VLSI 8 Bit Systolic Array Multiplier Khumanthem Devjit Singh, K. Jyothi MTech student (VLSI & ES), GIET, Rajahmundry, AP, India Associate Professor, Dept. of ECE, GIET, Rajahmundry,
More informationECE 595Z Digital Systems Design Automation
ECE 595Z Digital Systems Design Automation Anand Raghunathan, raghunathan@purdue.edu How do you design chips with over 1 Billion transistors? Human designer capability grows far slower than Moore s law!
More informationParallel-Prefix Adders Implementation Using Reverse Converter Design. Department of ECE
Parallel-Prefix Adders Implementation Using Reverse Converter Design Submitted by: M.SHASHIDHAR Guide name: J.PUSHPARANI, M.TECH Department of ECE ABSTRACT: The binary adder is the critical element in
More informationOutline. EECS Components and Design Techniques for Digital Systems. Lec 11 Putting it all together Where are we now?
Outline EECS 5 - Components and Design Techniques for Digital Systems Lec Putting it all together -5-4 David Culler Electrical Engineering and Computer Sciences University of California Berkeley Top-to-bottom
More informationSEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE)
SEMESTER SYSTEM, 2010-2013 A PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE) CLASS/ SEMESTER Sem-III Sem-IV B. Sc (Elex. Maint) EL-2101 Op-Amp & its Applications EL-2102 Digital Electronics II EL-2103
More informationEECE 615: High-Frequency Design Techniques
Department of Electrical and Computer Engineering EECE 615: High-Frequency Design Techniques Prerequisites: EECE 417, PHYS 204C Required for all MSEE majors Catalog Description:Study of the problems associated
More informationNADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni
NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering
More informationDesign Progression With VHDL Helps Accelerate The Digital System Designs
Fourth LACCEI International Latin American and Caribbean Conference for Engineering and Technology (LACCET 2006) Breaking Frontiers and Barriers in Engineering: Education, Research and Practice 21-23 June
More informationSequential Logic Design
Sequential Logic Design Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu (Guest starring: Frank K. Gürkaynak and Aanjhan Ranganathan) http://www.syssec.ethz.ch/education/digitaltechnik_17 Adapted
More informationSARVAPALLI RADHAKRISHNAN UNIVERSITY, BHOPAL (M.P.)
MEVD 101 Advanced Mathematics UNIT I Solution of Partial Differential Equation (PDE) by separation of variable method, numerical solution of PDE (Laplace, Poisson s, Parabola) using finite difference methods,
More informationEE 4755 Digital Design Using Hardware Description Languages
EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 345 ERAD Building 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html
More informationBachelor of Engineering Technology (Electronics & Controls) Curriculum Document. Australian College of Kuwait. (September 2015) BEEF15 - Version 5.
Bachelor of Engineering Technology (Electronics & Controls) Curriculum Document Australian College of Kuwait (September 2015) BEEF15 - Version 5.1 FOREWORD In this document, a curriculum for Bachelor of
More informationTOPIC : Verilog Synthesis examples. Module 4.3 : Verilog synthesis
TOPIC : Verilog Synthesis examples Module 4.3 : Verilog synthesis Example : 4-bit magnitude comptarator Discuss synthesis of a 4-bit magnitude comparator to understand each step in the synthesis flow.
More informationTwo HDLs used today VHDL. Why VHDL? Introduction to Structured VLSI Design
Two HDLs used today Introduction to Structured VLSI Design VHDL I VHDL and Verilog Syntax and ``appearance'' of the two languages are very different Capabilities and scopes are quite similar Both are industrial
More information