Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta

Size: px
Start display at page:

Download "Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta"

Transcription

1 Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta Discipline: Department: Semester: Subject: Data Communication Lesson Plan Duration: 15 weeks ( from July, 2018 to Dec., 2018) **Work load (Lecture / Practical) per week(in hours): Lectures-04, practicals -Nil Theory Week Lect. day Topic (Including assignment / test) 1. Introduction : Data Communication- Components Data representation Data flow Networks Distributed processing Network criteria Physical structures Network Category- LAN WAN, MAN 2. Data and Signals : Analog and Digital data Analog and digital signals Periodic and Non Periodic signals periodic analog signals Digital Signals- Bit rate, Bit length Digital signal as a composite analog signal Transmission of digital signals Transmission Impairment- Attenuation, Distortion and noise Performance- bandwidth, throughput Latency, jitter 3. Digital and Analog Transmission : Analog transmission- Digital to Analog Conversion- ASK PSK, FSK Analog to Analog Conversion- AM PM,FM( No mathematical treatment) Digital transmission- Digital to digital conversion- coding and schemes Digital transmission- Digital to digital conversion- coding and schemes Analog to digital conversion- PCM Delta Modulation (DM) Transmission modes- Serial transmission Transmission modes- parallel transmission 4. Multiplexing FDM FDM WDM WDM TDM TDM 5. Transmission media : Guided media Twisted pair cable Twisted pair cable Co-axial cable Co-axial cable Fibre optics cable Fibre optics cable Unguided Media Radio wave Microwave Infrared 6. Error Detection and Correction : Types of Errors Redundancy

2 1 Detection v/s correction Forward error correction Forward error correction v/s retransmission. Error detection through Parity bit Block parity to detect double errors and correct single errors. General principles of error detection and correction using cyclic redundancy check Name of the Faculty: Rajinder Kumar Discipline: Department: Semester: Subject: Digital Electronics Lesson Plan Duration: 15 weeks ( from July, 2018 to Dec., 2018) **Work load (Lecture / Practical) per week(in hours): Lectures-03, practicals -03 Week Theory Practical Lect. day Topic (Including assignment / test) Pract. Day Topic 1. Introduction a) Distinction between analog and digital signal. tables for AND, OR, NOT gates b) Applications and advantages of digital signals. 2. Number System a) Binary, octal and hexadecimal number system: Conversion from decimal to binary Conversion from hexadecimal to binary Conversion from binary to decimal Conversion from binary to hexadecimal b) Binary addition and subtraction including binary points. 1 s and 2 s complement method of addition/subtraction. 3. Codes and Parity a) Concept of code, weighted and non-weighted codes Examples of 8421, BCD,Excess-3 and Gray code. b) Concept of parity, single and double parity, Error detection 4. Logic Gates and Families a) Concept of negative and positive logic b) Definition, symbols and truth tables of NOT, AND, OR, NAND, NOR, EXOR Gates NAND & NOR as universal gates. (c) Introduction to TTL and CMOS logic families 5. Logic Simplification a) Postulates of Boolean algebra, De Morgan s Theorems. Implementation of Boolean (logic) equation with gates Implementation of Boolean (logic) equation with gates tables for AND, OR, NOT gates tables for AND, OR, NOT gates tables for NAND, NOR gates tables for NAND, NOR gates tables for Exclusive OR (EXOR) gate tables for Exclusive OR (EXOR) gate tables for Exclusive OR (EXOR) gate tables forexclusive NOR(EXNOR) gate tables forexclusive NOR(EXNOR) gate tables forexclusive NOR(EXNOR) gate of NAND gate of NAND gate of NOR gate of NOR gate

3 Karnaugh map (2 variables) and simple application in developing combinational logic circuits Karnaugh map (3 variables) and simple application in developing combinational logic circuits To design a half adder using XOR gate To design a half adder using XOR gate Karnaugh map (4 variables) and simple application in developing combinational logic circuits To design a half adder using NAND gate Karnaugh map (4 variables) and simple application in developing combinational logic circuits 6. Arithmetic circuits Half adder circuit, design and implementation. To design a half adder using NAND gate Construction of a full adder circuit using XOR gate and verify its operation Full adder circuit, design and implementation. Construction of a full adder circuit using NAND gate and verify its operation 4 bit adder circuit Construction of a full adder circuit using NAND gate and verify its operation 7. Decoders, Multiplexeres, De Multiplexeres and Encoder a) Four bit decoder circuits for 7 segment display and decoder/driver ICs. Verification of truth table for positive edge triggered IC flip-flops of D latch b) Basic functions and block diagram of MUX with different Ics Verification of truth table for positive edge triggered IC of D flip-flop b) Basic functions and block diagram of DEMUX with different Ics c) Basic functions and block diagram of Encoder 8. Latches and flip flops a) Concept and types of latch with their working and applications Verification of truth table for positive edge triggered IC of JK flip-flops. Verification of truth table for Negative edge triggered IC flip-flops of D latch Verification of truth table for negative edge triggered IC of D flip-flop b) Operation using waveforms and truth tables of RS & T flip flops. Verification of truth table for negative edge triggered IC of JK flip-flops. Operation using waveforms and truth tables of D & Master/Slave flip flops. Verification of truth table for level triggered IC flip-flops of D latch Operation using waveforms and truth tables of JK flip flops. between a latch and a flip flop 9. Counters a) Introduction to Asynchronous and Synchronous counters b) Binary counters c) Difference Verification of truth table for level triggered IC of D flip-flop Verification of truth table for level triggered IC of JK flip-flops. Verification of truth table for encoder Ics c) Divide by N ripple counters, Decade counter Verification of truth table for decoder ICs Ring counter Verification of truth table for Mux 10. Shift Register Introduction and basic concepts including shift left and shift right. a) Serial in parallel out, serial in serial out Verification of truth table for DeMux To design a 4 bit SISO shift registers using JK/D flip flops and verification of their operation.

4 1 Parallel in serial out, parallel in parallel out. b) Universal shift register 11. A/D and D/A Converters Working principle of A/D and D/A converters Brief idea about different techniques of A/D conversion Stair step Ramp A/D converter Study of To design a 4 bit SIPO shift registers using JK/D flip flops and verification of their operation. To design a 4 bit PISO shift registers using JK/D flip flops and verification of their operation. To design a 4 bit PIPO shift registers using JK/D flip flops and verification of their operation. To design a 4 bit ring counter and verify its operation. Dual Slope A/D converter Successive Approximation A/D Converter Detail study of : Binary Weighted D/A converter R/2R ladder D/A converter R/2R ladder D/A converter Applications of A/D and D/A converter. 12. Semiconductor Memories Memory organization, classification of semiconductor memories (RAM, ROM, PROM, EPROM, EEPROM) Static and dynamic RAM, Introduction to ALU IC To design a 4 bit ring counter and verify its operation. To design a 4 bit ring counter and verify its operation. Use of Asynchronous Counter ICs (7490 or 7493) Use of Asynchronous Counter ICs (7490 or 7493) Use of Asynchronous Counter ICs (7490 or 7493) LESSON PLAN Faculty Discipline Semester Subject Duration Dharmveer Saini Operating System 16 WEEKS(From July2018 to December 2018) Work Load Week Theory Practical Day Topic Day Topic Lecture 4(Lecture) per week (in hours) Practical 3 hours Lab per week Overview of Operating Systems Demonstration of all the controls Definition of Operating Systems provided in windows control panel Types of Operating Systems: Batch Systems, Multi-Programming OS N/A Types of Operating Systems: Time Sharing Systems, Real Time Systems N/A Class Test of Topics Covered N/A Operating System Services, User operating system interface Exercise on Basics of windows System Calls, Types of System Calls N/A System Programs N/A Class Test of Topics Covered N/A Operating System Structure Installation of Linux Operating System Virtual Machine, Benefits of Virtual Machine N/A of the unit N/A Class Test of Unit I N/A Process Management (Principles and Brief Concept) Usage of directory management Process concept, Process State, Process Control Block, commands of Linux: ls, cd, pwd, mkdir, rmdir Scheduling Queues, Scheduler, Job Scheduler, Process Scheduler N/A Context Switch, Operations on Processes N/A Class Test of Topics Covered N/A Interprocess Communication Usage of File Management commands of Linux: cat, chmod,cp, mv, rm, pg, more, find Shared Memory Systems, Message-Passing Systems N/A CPU Scheduler, Scheduling Criteria, Process Synchronization. N/A Class Test of Topics Covered N/A Scheduling Algorithms, Preemptive and Non Preemptive Use the general purpose commands of Linux: wc, od, lp, cal, date, who, whoami First come first serve (FCFS), Shortest Job first (SJF)Round Robin (RR), Multiprocessor scheduling N/A of the Unit II N/A Class Test of Unit I N/A

5 1 1 Deadlocks (Principles and Brief Concept) Deadlock, Conditions for Dead lock Using the simple filters: pr, head, tail, cut, paste, nl, sort Methods for handling deadlocks N/A Dead Prevention,Deadlock Avoidance N/A Deadlock detection,recovery from deadlock N/A Memory Management Function (Principles and Brief Concept) Communication Commands: news, Definition Logical and Physical address Space write, talk, mseg, mail, wall Swapping,Memory allocation N/A Contiguous Memory allocation,fixed and variable partition N/A Class Test of Topics Covered N/A Internal and External fragmentation and Compaction Write a shell program that finds the factorial of a number Paging Principle of operation, Page allocation N/A Hardware support for paging,disadvantages of paging N/A Class Test of Topics Covered N/A Write a shell program that finds whether Protection and sharing a given number is prime or not Segmentation, Virtual Memory N/A of the Unit III N/A Class Test of Unit III N/A I/O Management Functions (Principles and Brief Concept) Write a shell program to find the average Dedicated Devices, Shared Devices, of three numbers I/O Devices, Storage Devices, N/A Buffering, Spooling N/A Class Test of Unit IV N/A File Management (Principles and Brief Concept) Types of File System; Simple file system Write a shell program that will convert all the text of the file from lowercase to uppercase Basic file system, Logical file system N/A Physical file system N/A Various Methods of Allocating Disk Space N/A Linux Operating System History of Linux and Unix, Linux Overview Practice the general purpose commands of Linux Structure of Linux, Linux releases, Open Linux,Linux System Requirements N/A Linux Commands and Filters: mkdir, cd,rmdir N/A Linux Commands and Filters:pwd, ls, who, whoami, date, cat,chmod N/A cp, mv, rm,pg,more, pr, tail Practice Shell Programming head, cut, paste, nl N/A grep, wc, sort, kill, write, talk,mseg N/A wall, merge,mail, news N/A Shell: concepts of command options Practice Shell Programming input, output,redirection,pipes N/A redirecting and piping with standard errors N/A Shell scripts N/A vi editing commands Practice Vi editor Programs of Linux Commands N/A of Shell Script and vi editor N/A Class Test of Unit VII N/A Name of the Faculty : Munish Gupta Discipline : Department : Semester : Subject : Programming in C Lesson Plan Duration : 15 weeks ( from July, 2018 to Dec., 2018) **Work load (Lecture / Practical) per week(in hours): Lectures-04, practicals -06 Theory Week Lecture day Topic (Including assignment / test) Algorithm and Programming Development: Introduction Steps in development of a program Flow charts, Algorithm development Programme Debugging Algorithm and Flowchart writing for practical. Algorithm and Flowchart writing for practical. Practice of error detection and corrections in examples. Program Structure : Introduction to structure of C program Keywords, assign statements I/O statements:printf and Scanf Constants, variables and data types Operators and Expressions Practical Day Practical Topic Programming exercises on defining variables and assigning values to variables

6 th th th th th Unformatted and Formatted IOS Data Type Casting Basic Program writing and practice of Unit II Control Structures :Introduction and use Decision making with IF statement Practice of IF statement with examples IF Else and Nested IF While and do-while, for loop Loop Practice and revision Break. Continue statements goto and switch statements of Unit III Practice of Control structures using examples. Class Test of III Pointers :Introduction to pointers Address operator and pointers, Declaring and initializing pointers Single pointer of Unit IV Practice of Pointers using examples and programs Functions:Introduction to functions Global and Local Variables Function Declaration, Standard functions Parameters and Parameter Passing Call - by value/reference of functions and Parameter Passing Arrays and Strings:Introduction to Arrays, Array Declaration, Length of array Single and Multidimensional Array,Arrays of characters of Arrays and functions. Examples of programs and Practice of array and functions Introduction of Strings: String declaration and definition, String Related function i.e. strlen, strcpy, strcmp Passing an array to function Programming examples of array passing as argument to a function of arrays and functions with examples Pointers to an array and strings Pointers to an array and strings detailed Class Test of Pointers and Functions Structures and Unions : Introduction,Declaration of structures Accessing structure members Structure Initialization Pointer to a structures Unions: Introduction Difference between Structures and unions Program examples of structures and unions of Structure and unions of Pointers of Loops and Control Structures. Class Test of Loops, Pointers and Control Structures of Structure and unions th th Programming exercises on arithmetic and relational operators Programming exercises on arithmetic expressions and their evaluation Programming exercises on formatting input/output using printf and scanf and Programming exercises using if statement, if Else statement. Programming exercises on switch statement. Programming exercises on for statement statement and for statement Simple programs using pointers Simple programs using pointers Simple programs using functions Simple programs using functions Programs on one-dimensional array. Programs on two-dimensional array. Programs on one-dimensional array. Programs on two-dimensional array. (i) Programs for putting two strings together. (ii) Programs for comparing two strings Programs on functions using array as parameters Programs on functions using array as parameters Programs on functions,strings and parameter passing by reference Simple programs using structures Simple programs using structures Simple programs using union Simple programs using union statement and for statement statement and for statement

Govt. Polytechnic Education Society, Lisana (Rewari) LESSON PLANS 3 RD SEM. COMPUTER ENGINEERING 3.1 PROGRAMMING IN C

Govt. Polytechnic Education Society, Lisana (Rewari) LESSON PLANS 3 RD SEM. COMPUTER ENGINEERING 3.1 PROGRAMMING IN C Govt. Polytechnic Education Society, Lisana (Rewari) LESSON PLANS 3 RD SEM. COMPUTER ENGINEERING 3.1 PROGRAMMING IN C Name of the Faculty Discipline Department Semester Subject : Kuldeep Singh : Computer

More information

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034 No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)

More information

Syllabus for Computer Science General Part I

Syllabus for Computer Science General Part I Distribution of Questions: Part I Q1. (Compulsory: 20 marks). Any ten questions to be answered out of fifteen questions, each carrying two marks (Group A 3 questions, Group B, Group C and Group D 4 questions

More information

END-TERM EXAMINATION

END-TERM EXAMINATION (Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

More information

Scheme G. Sample Test Paper-I

Scheme G. Sample Test Paper-I Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

More information

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system. Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

More information

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...

More information

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER. DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development

More information

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04 GARDEN CITY UNIVERSITY Bachelor of Computer Applications SEMESTER- I Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04 Unit 1 Programming Basics 1.1 Introduction to Programming

More information

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess

More information

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

More information

Government Polytechnic, Hisar Lesson Plan (Odd Semester)

Government Polytechnic, Hisar Lesson Plan (Odd Semester) Name of the Faculty Discipline Department Government Polytechnic, Hisar Lesson Plan (Odd Semester) : Dr. Ajit Kumar : Computer Engineering : Computer Engineering Semester : 3 rd Subject : Programming in

More information

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

More information

Hours / 100 Marks Seat No.

Hours / 100 Marks Seat No. 17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,

More information

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III)

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III) NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III) Post Code - 302 Area: Instrumentation COMPUTER PROGRAMMING AND APPLICATION 1. OVERVIEW OF PROGRAMMING: Steps in program development, problem identification,

More information

Injntu.com Injntu.com Injntu.com R16

Injntu.com Injntu.com Injntu.com R16 1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder

More information

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

More information

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory) ACADEMIC YEAR PLANNING - F.Y.J.C. (2015-16) F.Y.J.C. COMPUTER SCIENCE (Theory) JULY Number Systems & Binary Arithmetic : Binary number, decimal, octal, hexadecimal numbers, BCD,conversion from one number

More information

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0 1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog

More information

Hours / 100 Marks Seat No.

Hours / 100 Marks Seat No. 17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)

More information

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

More information

Kumaun University Nainital Proposed Syllabus for B. Sc. Semester program to be implemented from session Subject: Computer Science

Kumaun University Nainital Proposed Syllabus for B. Sc. Semester program to be implemented from session Subject: Computer Science Kumaun University Nainital Proposed Syllabus for B. Sc. Semester program to be implemented from session 2016-17 Subject: Computer Science Semester system course structure: 1. The course work shall be divided

More information

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system? MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the

More information

COURSE OUTLINE & WEEK WISE BREAKAGE

COURSE OUTLINE & WEEK WISE BREAKAGE COURSE OUTLINE & WEEK WISE BREAKAGE Week wise Course outline of Computer Fundamentals & Programming (CE-100) 3+1 (Batch 2018-Electronic Engineering) Dated: 13-12-2017 Course Coordinator: Saeed Azhar WEEK

More information

Teaching and Examination Scheme: PAPER HRS TH TU PR TH PR OR TW TOTAL

Teaching and Examination Scheme: PAPER HRS TH TU PR TH PR OR TW TOTAL Course Name : Computer Engineering Group Course Code : CO/CD/CM/CW/IF Semester : Fifth for CO/CM/CW/IF and Sixth for CD Subject Title : Operating System Subject Code : 17512 Teaching and Examination Scheme:

More information

1. Draw general diagram of computer showing different logical components (3)

1. Draw general diagram of computer showing different logical components (3) Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the

More information

D I G I T A L C I R C U I T S E E

D I G I T A L C I R C U I T S E E D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,

More information

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3

More information

UNIVERSITY POLYTECHNIC B.I.T., MESRA, RANCHI. COURSE STRUCTURE (W.E.F Batch Students) (Total Unit 7.5) Sessional Unit Code. Theory Unit Course

UNIVERSITY POLYTECHNIC B.I.T., MESRA, RANCHI. COURSE STRUCTURE (W.E.F Batch Students) (Total Unit 7.5) Sessional Unit Code. Theory Unit Course COURSE STRUCTURE (W.E.F. 2011 Batch Students) (Total Unit 7.5) Course Theory Unit Course Sessional Unit Code Code DCP 4001 Data Structures 1.0 DCP 4002 Data Structures Lab. 0.5 DEC 4003 Electronics Circuits

More information

(ii) Simplify and implement the following SOP function using NOR gates:

(ii) Simplify and implement the following SOP function using NOR gates: DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be

More information

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class

More information

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits Course Batch Semester Subject Code Subject Name B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits Part-A 1 Define De-Morgan's theorem. 2 Convert the following hexadecimal number to decimal

More information

R10. II B. Tech I Semester, Supplementary Examinations, May

R10. II B. Tech I Semester, Supplementary Examinations, May SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

More information

SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f Scheme for B.Sc.-I. Semester-I. Internal Assessment

SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f Scheme for B.Sc.-I. Semester-I. Internal Assessment SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f. 2013-14 Scheme for B.Sc.-I Sr. No. Paper 1 Paper-I Computer And Programming Fundamentals Semester-I Internal Assessment

More information

Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002

Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002 Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002 2 Practicals per week External marks :80 Internal Marks : 40 Total Marks :120 University

More information

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019

More information

Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals. Question Bank. Unit I Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

More information

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

More information

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : DIGITAL LOGIC DESISN Code : AEC020 Class : B Tech III Semester

More information

Digital Logic Design Exercises. Assignment 1

Digital Logic Design Exercises. Assignment 1 Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system

More information

TIME SCHEDULE. 2 Physical Layer 15. Course General Outcomes: Sl. G.O On completion of this course the student will be able :

TIME SCHEDULE. 2 Physical Layer 15. Course General Outcomes: Sl. G.O On completion of this course the student will be able : COURSE TITLE : DATA COMMUNICATION COURSE CODE : 3151 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 60 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Concepts of Data Communication 15 2 Physical

More information

Computer Logical Organization Tutorial

Computer Logical Organization Tutorial Computer Logical Organization Tutorial COMPUTER LOGICAL ORGANIZATION TUTORIAL Simply Easy Learning by tutorialspoint.com tutorialspoint.com i ABOUT THE TUTORIAL Computer Logical Organization Tutorial Computer

More information

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore COMPUTER ORGANIZATION AND ARCHITECTURE V. Rajaraman Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore T. Radhakrishnan Professor of Computer Science

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Table of Contents 1. Introduction to Digital Logic 1 1.1 Background 1 1.2 Digital Logic 5 1.3 Verilog 8 2. Basic Logic Gates 9

More information

DE Solution Set QP Code : 00904

DE Solution Set QP Code : 00904 DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and

More information

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

More information

Lesson Plan. Week Theory Practical. Lecture Day Topic(including assignment Test) Practical Day

Lesson Plan. Week Theory Practical. Lecture Day Topic(including assignment Test) Practical Day Lesson Plan Name of Faculty: Neha Aggarwal Discipline: BCA Semester: 2nd Subject: Office Automation Tools(BCA-124) Lesson Plan Duration: 15 Weeks Workload (Lecture) Per Week: 4 Lecture,4 Practical Per

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500043 Course Name : DIGITAL LOGIC DESISN Course Code : AEC020 Class : B Tech III Semester Branch : CSE Academic Year : 2018 2019

More information

DIGITAL ELECTRONICS. Vayu Education of India

DIGITAL ELECTRONICS. Vayu Education of India DIGITAL ELECTRONICS ARUN RANA Assistant Professor Department of Electronics & Communication Engineering Doon Valley Institute of Engineering & Technology Karnal, Haryana (An ISO 9001:2008 ) Vayu Education

More information

Rizvi College of Arts, Science & Commerce Bandra (W), Mumbai Teaching Plan Academic Year

Rizvi College of Arts, Science & Commerce Bandra (W), Mumbai Teaching Plan Academic Year Academic Year 17-18 Subject: Communication Skills Faculty: SHABANA ANSARI Class : F.Y.B.Sc. (IT) SEM-1 JUNE The Seven Cs of Effective Communication: Completeness, Conciseness, Consideration, Concreteness,

More information

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Academic Year 2018 19 III SEMESTER CS8351-DIGITAL PRINCIPLES AND SYSTEM DESIGN Regulation

More information

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many

More information

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer DEMORGAN'S THEOREMS One of DeMorgan's theorems stated as follows: The complement of a product of variables is equal to the sum of the complements of the variables. DeMorgan's second theorem is stated as

More information

COPYRIGHTED MATERIAL INDEX

COPYRIGHTED MATERIAL INDEX INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input

More information

FIRST SEMESTER BCA Syllabus Copy BCA103T : PROBLEM SOLVING TECHNIQUES USING C

FIRST SEMESTER BCA Syllabus Copy BCA103T : PROBLEM SOLVING TECHNIQUES USING C FIRST SEMESTER BCA Syllabus Copy BCA103T : PROBLEM SOLVING TECHNIQUES USING C Unit - I Introduction to Programming Concepts: Software, Classification of Software, Modular Programming, Structured Programming,

More information

Computer Organization

Computer Organization A Text Book of Computer Organization and Architecture Prof. JATINDER SINGH Director, GGI, Dhaliwal Er. AMARDEEP SINGH M.Tech (IT) AP&HOD, Deptt.of CSE, SVIET, Banur Er. GURJEET SINGH M.Tech (CSE) Head,

More information

CS304,EC304,DCSE16, DETE16

CS304,EC304,DCSE16, DETE16 CS304,EC304,DCSE16, DETE16 III SEMESTER DIPLOMA EXAMINATION, JANUARY-2013 MICROPROCESSOR Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. 1 is compulsory) Q.1 What do you

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru Course Title: DIGITAL ELECTRONICS Course Code : 15EE34T Semester : III Course Group : Core Teaching

More information

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY & COMPUTER SCIENCE AND ENGINEERING QUESTION BANK II SEMESTER CS6201- DIGITAL PRINCIPLE AND SYSTEM DESIGN

More information

LABORATORY MANUAL VLSI DESIGN LAB EE-330-F

LABORATORY MANUAL VLSI DESIGN LAB EE-330-F LABORATORY MANUAL VLSI DESIGN LAB EE-330-F (VI th Semester) Prepared By: Vikrant Verma B. Tech. (ECE), M. Tech. (ECE) Department of Electrical & Electronics Engineering BRCM College of Engineering & Technology

More information

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3 UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented

More information

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering

More information

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA

More information

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

More information

Course Title III Allied Practical** IV Environmental Studies #

Course Title III Allied Practical** IV Environmental Studies # Part Ins. hrs / week Dur.Hr s. CIA Marks Total Marks Credit Page 1 of 5 BHARATHIAR UNIVERSITY,COIMBATORE-641 046 B.Sc. PHYSICS DEGREE COURSE SCHEME OF EXAMINATIONS (CBCS PATTERN) (For the students admitted

More information

INTRODUCTION TO COMPUTERS KANNAN TUITION CENTER. CHAPTER: 2 NUMBER SYSTEMS

INTRODUCTION TO COMPUTERS KANNAN TUITION CENTER.  CHAPTER: 2 NUMBER SYSTEMS CHAPTER: 1 TWO MARKS QUESTIONS. 1. What are peripheral devices? 2. What do you mean by an algorithm? 3. What is a word processor software? 4. What is analog computing system? 5. What is laptop computer?

More information

Code No: 07A3EC03 Set No. 1

Code No: 07A3EC03 Set No. 1 Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,

More information

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

More information

PABNA UNIVERSITY OF SCIENCE &TECHNOLOGY

PABNA UNIVERSITY OF SCIENCE &TECHNOLOGY PABNA UNIVERSITY OF SCIENCE &TECHNOLOGY PABNA, BANGLADESH Faculty of Engineering and Technology Department of Computer Science and Engineering CSE Syllabus for Master in Computer Science and Engineering

More information

Jiwaji University, Gwalior -- B.A. Session

Jiwaji University, Gwalior -- B.A. Session BA FIRST YEAR Jiwaji University, Gwalior -- B.A. Session 2014-17 Course Name Introduction to Information Technology Operating Systems - Windows 98 Theory Marks Practical Marks Total Marks 50-50 50 50 100

More information

Old Question Papers of PGDCA 1 st Semester H.K. Hi-Tech (College of IT & Management) H.K. Hi-Tech College of IT & Management

Old Question Papers of PGDCA 1 st Semester H.K. Hi-Tech (College of IT & Management) H.K. Hi-Tech College of IT & Management () Q.1 (a) What is a computer system? What are the various components of a CPU? Also explain its working. (b) What are the things that computers can do? Also explain the various characteristics of computers?

More information

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture. About the Tutorial Computer Logical Organization refers to the level of abstraction above the digital logic level, but below the operating system level. At this level, the major components are functional

More information

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10). II B. Tech II Semester Regular Examinations, May/June 2015 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A

More information

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : STLD(16EC402) Year & Sem: II-B.Tech & I-Sem Course & Branch: B.Tech

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

More information

Digital System Design with SystemVerilog

Digital System Design with SystemVerilog Digital System Design with SystemVerilog Mark Zwolinski AAddison-Wesley Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown Sydney Tokyo

More information

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL

More information

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS) SUBJECT NAME: DIGITAL LOGIC CIRCUITS YEAR / SEM : II / III DEPARTMENT : EEE UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 1. What is variable mapping? 2. Name the two canonical forms for Boolean algebra.

More information

1) What is information system? Describe the basic concepts of information systems.

1) What is information system? Describe the basic concepts of information systems. (DMSIT 01) ASSIGNMENT - 1, DEC - 2018. PAPER- I : BASICS OF 1) What is information system? Describe the basic concepts of information systems. 2) Discuss about input and output technologies of computer

More information

1. Mark the correct statement(s)

1. Mark the correct statement(s) 1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another

More information

EE178 Spring 2018 Lecture Module 1. Eric Crabill

EE178 Spring 2018 Lecture Module 1. Eric Crabill EE178 Spring 2018 Lecture Module 1 Eric Crabill Goals I am here because I enjoy sharing information on how to use Xilinx silicon, software, and solutions You are here to earn elective credits, but more

More information

DIGITAL ELECTRONICS. P41l 3 HOURS

DIGITAL ELECTRONICS. P41l 3 HOURS UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER

More information

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012 Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012 1 Digital vs Analog Digital signals are binary; analog

More information

DIGITA L LOGIC AND COMPUTER ORGA NIZATION

DIGITA L LOGIC AND COMPUTER ORGA NIZATION DIGITA L LOGIC AND COMPUTER ORGA NIZATION V. RAJARAMAN Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore T. RADHAKRISHNAN Professor of Computer Science

More information

Semester: I Credits: 5. Category: MC No.of hrs/week: 5 CA PROGRAMMING IN C

Semester: I Credits: 5. Category: MC No.of hrs/week: 5 CA PROGRAMMING IN C Semester: I Credits: 5 Category: MC No.of hrs/week: 5 CA1505 - PROGRAMMING IN C Objective: This course aims at explaining the basic concepts of computers and an easy understanding of C Language by the

More information

CHAPTER NO - 1 : Introduction:

CHAPTER NO - 1 : Introduction: Sr. No L.J. Institute of Engineering & Technology Semester: IV (26) Subject Name: Operating System Subject Code:21402 Faculties: Prof. Saurin Dave CHAPTER NO - 1 : Introduction: TOPIC:1 Basics of Operating

More information

Parallel logic circuits

Parallel logic circuits Computer Mathematics Week 9 Parallel logic circuits College of Information cience and Engineering Ritsumeikan University last week the mathematics of logic circuits the foundation of all digital design

More information

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 1 BOOLEAN ALGEBRA AND LOGIC GATES Review of binary

More information

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : B.Sc CS Total Hours : 50 Subject Name : Digital Electronics

More information

Guru Jambheshwar University of Science & Technology, Hisar Scheme for Theory + Practical Based Subjects

Guru Jambheshwar University of Science & Technology, Hisar Scheme for Theory + Practical Based Subjects Guru Jambheshwar University of Science & Technology, Hisar Scheme for Theory + Practical Based Subjects Guidelines for Scheme of examination of UG Course Computer Science-B.A. Pass course (under semester

More information

GATE CSE. GATE CSE Book. November 2016 GATE CSE

GATE CSE. GATE CSE Book. November 2016 GATE CSE GATE CSE GATE CSE Book November 2016 GATE CSE Preface This book is made thanks to the effort of GATE CSE members and Praneeth who made most of the latex notes for GATE CSE. Remaining work of completing

More information

SUBJECT COMPUTER SCIENCE PAGE 1

SUBJECT COMPUTER SCIENCE PAGE 1 BACHELOR OF SCIENCE (B.Sc.) (THREE YEAR DEGREE COURSE) SUBJECT COMPUTER SCIENCE PAGE 1 COURSE STRUCTURE FIRST YEAR PAPER 101: Computer Fundamental 50 MARKS PAPER 102: Programming IN C 50 MARKS PAPER 103:

More information

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit. Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic

More information

Applied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD]

Applied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD] Applied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD] EVALUATION SYSTEM Time Marks Theory Exam 3 Hrs. 100 Practical Exam Oral Exam Term Work Class Test (Two Test) 25 (each) SYLLABUS 1. Integration

More information

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of

More information

APPENDIX A SHORT QUESTIONS AND ANSWERS

APPENDIX A SHORT QUESTIONS AND ANSWERS APPENDIX A SHORT QUESTIONS AND ANSWERS Unit I Boolean Algebra and Logic Gates Part - A 1. Define binary logic? Binary logic consists of binary variables and logical operations. The variables are designated

More information