Afternoon Session 20
|
|
- Randolph Giles Jenkins
- 6 years ago
- Views:
Transcription
1 Afternoon Session 20
2
3 DPDK Sample Apps L2fwd Crypto Ethtool L2fwd IVSHME M Exception Path KNI Perf Thread VMDq Timer RxTx Callbacks PTP Client L3fwd VF L2fwd CAT TEP Term Quota & W mark Multi Process L2fwd Keep Alive IP Frag Packet Ordering L3fwd Power IP Pipeline VM Power Manager QoS Sched Load Balancer L2fwd Jobstats Hello World Packet Distrib Link Status Interrupt IPsec Sec GW Skeleton Netmap L3fwd ACL IPv4 Multicast CLI QAT L2fwd IP Reass Bond Vhost Xen QoS Meter L3fwd VMDq DCB Vhost DPDK Network Platforms Group 22
4 How many Pipeline? Run to Completion model Pipeline model Rx PTHREAD Work On Packet Tx Rx Worker Thread 1 Worker Thread 2 Tx Worker Thread n DPDK Flexible & Scalable With # of Cores DPDK Data Plane Development Kit
5 Objective Code Walkthrough of 1) Life Of a Packet from Rx to Pkt Processing to Tx 2) How Developer uses DPDK Objects and configures their Properties? 3) How DPDK Poll mode Driver gets initiated into all the Lcores in the system? Where To Begin?
6 DPDK? Answer: Simple! Through The Application they develop So, A Good Place to Start is to see as 1) How DPDK application interacts with DPDK? 2) What Parameters DPDK application passes to DPDK? 3) What DPDK objects the application configures? That should give us deeper insight into 1) DPDK Objects, 2) their Properties and 3) their Configurations Let Us See a DPDK application as how it interacts with DPDK
7 DPDK Objects & Their Properties Objects: Lcores, Ports, Rings, Mbufs, MemPools;; Properties: Burst_Sizes, Behavior
8 Achieving Performance Silicon Features Attribute Vector instruction set Huge-pages Comments CPU core supports vector instruction set for integer and floating point (SSE: 128-bit integer, AVX1:128-bit integer, AVX2: 256-bit integer) Intel CPUs support 4K, 2MB and 1GB page sizes. Picking the right page size for the data structure minimizes TLB thrashing. DPDK uses hugetlbfs to manage physically mapped huge page area Hardware prefetch Cache and memory alignment Intel Data Direct I/O (DDIO) Cache QoS CPU Frequency scaling/turbo Intel CPUs support prefetching data into all levels of the cache hierarchy (L1, L2, LLC). DPDK aligns all its data structures to 64B multiples. This avoids elements straddling cache lines and DDR memory lines fulfilling requests with single read cycles Is a methodology on Xeon E5 and E7 Platforms where packet I/O data is placed directly in LLC on ingress and sourced from LLC on egress Allows way-allocation control of LLC between multiple applications, controlled by software Allows the core to temporarily boost CPU frequency higher for single threaded performance NUMA Non-Uniform Memory Architecture as much as possible, DPDK tries to allocate memory as close to the core where the code is executing. 27
9 Achieving Attribute Performance Comments Software Concepts Complete user space implementation Software prefetch Allows quick prototyping and development. Compiler can aggressively optimize to use complete instruction set DPDK also uses SW prefetch instructions to limit the effect of memory latency for software pipelining Core-thread affinity Use of vector instructions Function in-lining Algorithmic optimizations Threads are affinitized to a particular core, and quite often have cores dedicated to certain functions. Prevents reloading L1, L2 with instructions/data when threads hop from core to core The code implements algorithms using as much of the instruction set as possible we use vector (SSE, AVX) instructions to implement some components providing significant speed up DPDK implements a number of performance critical functions in header files for easier compiler inlining. To implement functions common in network processing e.g. n-tuple lookups, wildcards, ACLs etc. Hardware offload libraries To complement performant software implementation when capability is available. E.g. 5-tuple lookups can be done on most modern NICs, and act in conjunction with a software classifier implementation Bulk functions Most functions support a bulk mode processing n packets simultaneously. Allows for software pipelining to overcome memory latency 28
10 Question: What Objects You Saw In Previous Foil?
11 Don t Remember? No Worries! What Objects You See below in Run To Completion Model?
12 What Objects you see? Posix Thread What are Rings? Where are
13 Rings for at least 2 Purposes 1) CPU to NIC communication Any other Purpose?
14 To Answer That, Let us Look at Pipeline Model
15 See Below. Ring for Inter Core Communication Is a Ring Bidirectional? Or Unidirectional?
16 1) Init Rx Ring 2) Init Tx Ring
17 Summing up 1) CPU Cores 2) NIC Ports 3) Rings Hardware RX & TX Rings to interface with NIC 4) Rings Software RX & TX Rings for Inter Core Communication 5) MBUF RX & TX Mbuf Memory Buffers (they also have a/c keeping rings) 6) MemPool Memory Pool to allocate Space for Mbufs from
18 What if I can do packet processing without writing code to move them? Setting a bit here & there. Configuring a file or two? I still want to use s/w - NFV & cores
19 Your Value Add With ip-pipeline: The Next Hands-On You will be doing 38
20 Lego Blocks! Imagine The Possibilities!! 39
21 Packet Framework You don t need to write code to move packets. Table 0 Port Out 0 Flow # Actions Flow # Actions Flow # Actions Table 1 Port In 0 Flow # Actions Port Out 1 Flow # Actions Flow # Actions Port In 1 Port Out 2 Standard methodology for pipeline development. Ports and tables are connected together in tree-like topologies, with tables providing the actions to be executed on input packets. 40
22 Your Value Add With ip-pipeline: The Next Hands-On You will be doing If you are familiar more with hardware based packet processing just setting up bits in control registers moves packets No need to write code to move packets Similar look and feel as setting bits in control register - here you set objects in Config files and rules in scripts Lego block type application generator Object model highly scalable and flexible Fast prototyping of your applications Great tool to plan ahead - Application to Architecture mapping Experimentation - Run To Completion Vs Pipeline Quick Evaluation of Processor Budgeting and Performance trade-off 41
23 Sample Pipeline: Enterprise Firewall NIC 0 RX NIC 1 RX HWQ 0.0 (RX) HWQ 1.0 (RX) RX (PT) (P1) SWQ0 SWQ1 Firewall (P2) SWQ2 SINK0 Flow Classif (P3) SWQ3 SINK1 Metering (Flow Act) (P4) SWQ4 SINK2 Routing (P5) HWQ 0.0 (TX) HWQ 1.0 (TX) NIC 0 TX NIC 1 TX Packet Framework Flexible to create/modify pipelines models Various packet processing stages in typical Enterprise Firewall Stages map directly to packet framework s nested, command-driven, table-based architecture Pipeline modules are instantiated, configured and inter-connected through a simple config files loaded at run-time. The config file holds configuration for each pipeline instance including its function, set of input/output ports, tables and actions. Pipeline instances are mapped to CPU cores, with one-to-one or many-to-one relationship. [pipeline 2] type = FIREWALL core = 2 args = "n_rules=4k pkt_type=qinq_ipv4" pktq_in = SWQ0 SWQ1 pktq_out = SWQ2 SINK0 msgq_in = MSGQ2 msgq_out = MSGQ3 42
24 DPDK IP-Pipeline Block Diagram # File <DPDK>/examples/ip_pipeline/edge_router_upstream.cfg : [PIPELINE1] type = FIREWALL core = 1 pktq_in = RXQ0.0 RXQ1.0 pktq_out = SWQ0 SINK0 n_rules = 4096 pkt_type = qinq_ipv4 [PIPELINE2] type = FLOW_CLASSIFICATION core = 1h pktq_in = SWQ0 pktq_out = SWQ1 SINK1 n_flows = key_size = 8 key_offset = 268 hash_offset = 128 Key mask = 00000FFF00000FFF [PIPELINE3] type = FLOW_ACTIONS core = 1h pktq_in = SWQ1 pktq_out = SWQ2 n_flows = n_meters_per_flow = 1 flow_id_offset = 132 ip_hdr_offset = 278 color_offset = 136 [PIPELINE4] type = ROUTING core = 1 pktq_in = SWQ2 pktq_out = TXQ0.0 TXQ1.0 SINK2 encap = ethernet_mpls mpls_color_mark = yes ip_hdr_offset = 278 color_offset =
25 Example: IP pipeline Firewall (ACL) RX Flow Classification Worker Routing Traffic Mgr TX Worker Traffic Mgr # Pipeline Ports IN Tables Ports OUT Actions 1 RX 4x HWQ 4x Stub 4x IP RAS 2 Flow Classification 4x IP RAS, Nx SWQ 1x Hash 3x SWQ NAT, Meter, Stats 3 Firewall 1x SWQ 1x ACL 1x SWQ Add flow 5 Routing & ARP Nx SWQ 1x LPM, 1x Hash 4x IP FRAG 6 Traffic Mgr In 4x IP FRAG 4x Stub 4x TM 7 Traffic Mgr Out 4x TM 4x Stub 4x SWQ 8 TX 4x SWQ 4x Stub 4x HWQ Dec TTL 44
26 Firewall (ACL) Example: IP pipeline RX Flow Classification Worker Routing Traffic Mgr TX Worker Traffic Mgr # Pipeline Ports IN Tables Ports OUT Actions 1 RX 4x HWQ 4x Stub 4x IP RAS 2 Flow Classification 4x IP RAS, Nx SWQ 1x Hash 3x SWQ NAT, Meter, Stats 3 Firewall 1x SWQ 1x ACL 1x SWQ Add flow 5 Routing & ARP Nx SWQ 1x LPM, 1x Hash 4x IP FRAG 6 Traffic Mgr In 4x IP FRAG 4x Stub 4x TM 7 Traffic Mgr Out 4x TM 4x Stub 4x SWQ 8 TX 4x SWQ 4x Stub 4x HWQ Dec TTL 45
27 Implementation using DPDK (2) Focus on functional correctness and block-level performance optimizations Each pipeline on separate CPU core LINK0 Step 2: Optimal mapping to CPU cores Identify optimal mapping of pipelines to CPU cores for single app instance (golden mapping) Maximize performance per physical CPU core: max(p/n), where: P=app throughput, N=#physical CPU cores Flow Classification Firewall Core 5 HT0 LINK0 Routing Core 1 HT1 TX Passthrough Traffic Mgr Firewall Core 1 HT1 Flow Classification Firewall Core 3 HT0 LINK1 TX Passthrough Core 4 HT0 TX Passthrough Routing Core 2 HT0 Core 2 HT1 Flow Classification LINK1 Core 1 HT0 Meter Core 2 HT0 LINK0 LINK1 Routing Core 2 HT0 Core 1 HT0 Step 3: Performance scale up Replicate the golden mapping several times Run multiple app instances on different CPU cores LINK1 Core 1 HT0 Meter Core 2 HT1 Routing LINK1 Routing TX Passthrough Flow Classification Firewall Core 4 HT0 Core 7 HT0 Traffic Mgr Core 2 HT0 LINK0 Meter Core 6 HT0 Core 1 HT0 LINK0 Core 3 HT0 Core 2 HT0 Core 1 HT0 Step 1: Functional development Meter Routing Core 3 HT1 Core 3 HT0 Traffic Mgr Routing Core 4 HT1 Traffic Mgr Core 4 HT0 Routing LINK2 LINK3
28 Dispatch Loop - 47
29 The MAIN ( )
30 49
31 TCP - VLAN
32 the core
33 Time Budget Overview & Architecture 40 minutes Ex 6. Add 2 more pipeline stages Ex 5. 1 Core includes Control plane Architecture = 40 minutes to 1 hour 5 to 8 examples 8 x 15 minutes = 2 hours Total = 2 hours 40 min + Q& A Ex 7. Add 1 additiona l core Ex 1 Run To Completion Ex 4 1 Core Doing All Data Plane Ex 2 Block All Firewall Ex 3 Firewall, Flow Classify, Router 52
34 What You will do in HANDS-ON in the class? Trace function call stack So that you can chart LIFE OF PACKET IN IP_PIPELINE You will ADD, You will DELETE additional pipeline stages You will generate egress traffic and analyse You will ping the pipeline stages You will add rules to the tables Firewall table, Flow Classifier Table, Router Table to name a few You will debug a SEGABORT program to root cause and fix it You will run performance microbenchmarks You will take home additional homeworks 53
35 What will be my call to action after leaving the class Create a new type of pipeline for some custom task Add a new CLI command for one of the pipelines Link CLI command: print a new field from the DPDK internal structure that is currently not printed: if link physical signal/cable is ON or OFF (struct rte_eth_link, field link_status), CPU socket where NIC is physically located, MTU size, etc Routing pipeline: decrement TTL and update checksum (see l3fwd app on how to do this efficiently), check TTL and drop packets with TTL = 0 Routing pipeline: add stats counters per route, print them using a new CLI command Flow classification pipeline: add stats counters per flow, print them using new CLI command Firewall pipeline: add stats counters per rule, print them using new CLI command 54
36 Open one more PuTTY to your HostVM-<M> Open 2 PUTTY 55
37 Open 2 Windows A) FIRST, In the 1 st Window, enter these commands ssh HostVM-<M> Password is password sudo su - cd /home/user/dpdk-pktprocessing vi 1_COMMANDS_YOU_HIGHLIGHT_FROM.txt B) NEXT, in the 2 nd Window, enter these commands ssh HostVM-<M> Password is password sudo su cd /home/user/dpdk-pktprocessing 1 3 Right Click in this Window to Paste 1) Only Highlight from the vi in this Window This is your Highlight to Copy From Window Don t Click. i.e., Don t Select. Only Highlight 2./00_installTools.sh 56
38 PLEASE READ OUTPut message of each script and act on it./00_installtools.sh./01_installlib.sh./02_setuphugepages.sh./03_map_io_userspace.sh 57
39 Just only Execute the script files./00. To./04 58
40 Now That 1) Huge page is set, 2) DPDK library is built, 3] i/o is mapped Time for building a Simple application? Shall we start with a sample Application first? That is your Best Known Method 59
41 Let us go to dpdk.org code browse Line # Function / Macro 63 Rte_eal_init( ) Variable Names 69 rte_eal_remote_launch( ) Lcore_id 52 Lcore_hello( ) 75 Rte_eal_mp_wait_lcore( ) 60
42 61
43 Application export EXTRA_CFLAGS= -O0 g make C./examples/helloworld RTE_TARGET=build gdb args./examples/helloworld/build/app/helloworld c 0x7 n 4 Look at Helloworld. map Question: Why Hello from the cores are not in sequence? Why are they out of order? 62
44 Ip-pipeline main( )
45 App_init ( ) 64
46 OUT IN Back End? pipeline_common_be.c 65
47 PASSTHROUGH PIPELINE - Packet Meta Data -- Source, Destination, Mask, Hash assthrough_be_8c-example.html 66
48 Out IT Goes 67
49 Flow Chart is Great! Can we look at the code? 68
50 Which one is interesting to you? 69
51 app_thread( ) 70
52 Completion PASS THROUGH YYou will be creating PCAP.out PCAP in PASS-THROUGH PASS-THROUGH PCAP Out 71
53 72
54 Pcap file for exercise 1 73
55 ./04_Build_IP_Pipeline.sh cd /home/user/dpdk-pktprocessing/examples/ip_pipeline cat config/pcap.cfg./build/ip_pipeline f config/pcap.cfg <STOP FOR QUESTIONS & DISCUSSIONS> PRESS ENTER QUIT 74
56 ls al config/eth*.pcap mv config/eth1.pcap config/eth1_runtocompletion.pcap mv config/eth2.pcap config/eth2_runtocompletion.pcap mv config/pcap.cfg.out config/runtocompletion_pcap.cfg.out cat config/runtocompletion_pcap.cfgout 75
57 76
58 Exercise 1: Discussion Questions What new info is added to cfg.out files Discuss Your Observations 77
59 ExErcise 2: FIREWALL BLOCKS ALL 78
60 TCP - VLAN
61 the core
62 Config file 81
63 Config file 82
64 Rules 83
65 action, routing, egress RX0 RX1 RX2 TX0 TX1 TX2 RX3 TX3 84
66 $ sudo apt-get install graphviz $./diagram-generator.py -f <configuration file> 85
67 2 more stages added in the later 86
68 Flow_upstream.txt 87
69 Firewall_upstream.txt 88
70 Exercise 2 Firewall blocking all flows 89
71 Exercise 2: Discussion Points 90
72 91
73 FLOW 92
Gdb commands we will use
Ex 3: Discussion 93 Gdb commands we will use Gdb commands we will use next Help break function Info breakpoints frame continue backtrace full Clear Delete run quit What We will Observe Lists all gdb commands
More informationDPDK Summit 2016 OpenContrail vrouter / DPDK Architecture. Raja Sivaramakrishnan, Distinguished Engineer Aniket Daptari, Sr.
DPDK Summit 2016 OpenContrail vrouter / DPDK Architecture Raja Sivaramakrishnan, Distinguished Engineer Aniket Daptari, Sr. Product Manager CONTRAIL (MULTI-VENDOR) ARCHITECTURE ORCHESTRATOR Interoperates
More informationOVS-DPDK: Memory management and debugging
December 5-6, 2018 San Jose, CA OVS-DPDK: Memory management and debugging Ian Stokes & Kevin Traynor Content Mbufs and Mempool Shared Memory Overview Per Port Memory Overview Memory Model Support To Date
More informationData Path acceleration techniques in a NFV world
Data Path acceleration techniques in a NFV world Mohanraj Venkatachalam, Purnendu Ghosh Abstract NFV is a revolutionary approach offering greater flexibility and scalability in the deployment of virtual
More informationOpenFlow Software Switch & Intel DPDK. performance analysis
OpenFlow Software Switch & Intel DPDK performance analysis Agenda Background Intel DPDK OpenFlow 1.3 implementation sketch Prototype design and setup Results Future work, optimization ideas OF 1.3 prototype
More informationntop Users Group Meeting
ntop Users Group Meeting PF_RING Tutorial Alfredo Cardigliano Overview Introduction Installation Configuration Tuning Use cases PF_RING Open source packet processing framework for
More informationSupporting Fine-Grained Network Functions through Intel DPDK
Supporting Fine-Grained Network Functions through Intel DPDK Ivano Cerrato, Mauro Annarumma, Fulvio Risso - Politecnico di Torino, Italy EWSDN 2014, September 1st 2014 This project is co-funded by the
More informationFAQ. Release rc2
FAQ Release 19.02.0-rc2 January 15, 2019 CONTENTS 1 What does EAL: map_all_hugepages(): open failed: Permission denied Cannot init memory mean? 2 2 If I want to change the number of hugepages allocated,
More informationFast packet processing in the cloud. Dániel Géhberger Ericsson Research
Fast packet processing in the cloud Dániel Géhberger Ericsson Research Outline Motivation Service chains Hardware related topics, acceleration Virtualization basics Software performance and acceleration
More informationStateless Network Functions:
Stateless Network Functions: Breaking the Tight Coupling of State and Processing Murad Kablan, Azzam Alsudais, Eric Keller, Franck Le University of Colorado IBM Networks Need Network Functions Firewall
More informationDPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX
x DPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX Rony Efraim Introduction to DC w/ overlay network Modern data center (DC) use overly network like Virtual Extensible LAN (VXLAN) and GENEVE
More informationLearning with Purpose
Network Measurement for 100Gbps Links Using Multicore Processors Xiaoban Wu, Dr. Peilong Li, Dr. Yongyi Ran, Prof. Yan Luo Department of Electrical and Computer Engineering University of Massachusetts
More informationDPDK Summit China 2017
Summit China 2017 Embedded Network Architecture Optimization Based on Lin Hao T1 Networks Agenda Our History What is an embedded network device Challenge to us Requirements for device today Our solution
More informationPacketShader: A GPU-Accelerated Software Router
PacketShader: A GPU-Accelerated Software Router Sangjin Han In collaboration with: Keon Jang, KyoungSoo Park, Sue Moon Advanced Networking Lab, CS, KAIST Networked and Distributed Computing Systems Lab,
More informationAccelerate Service Function Chaining Vertical Solution with DPDK
Accelerate Service Function Chaining Vertical Solution with Danny Zhou (danny.zhou@intel.com) SDN/NFV Software Architect Network Platform Group, Intel Cooperation Agenda Overview: and Open vswitch (OVS)
More informationAgilio CX 2x40GbE with OVS-TC
PERFORMANCE REPORT Agilio CX 2x4GbE with OVS-TC OVS-TC WITH AN AGILIO CX SMARTNIC CAN IMPROVE A SIMPLE L2 FORWARDING USE CASE AT LEAST 2X. WHEN SCALED TO REAL LIFE USE CASES WITH COMPLEX RULES TUNNELING
More informationImplementing DPDK based Application Container Framework with SPP YASUFUMI OGAWA, NTT
x Implementing DPDK based Application Container Framework with SPP YASUFUMI OGAWA, NTT Agenda Introduction of SPP SPP Container Containerize DPDK Apps SPP Container Tools Usecases Limitations and Restrictions
More informationHigh-Speed Forwarding: A P4 Compiler with a Hardware Abstraction Library for Intel DPDK
High-Speed Forwarding: A P4 Compiler with a Hardware Abstraction Library for Intel DPDK Sándor Laki Eötvös Loránd University Budapest, Hungary lakis@elte.hu Motivation Programmability of network data plane
More informationTopic: A Deep Dive into Memory Access. Company: Intel Title: Software Engineer Name: Wang, Zhihong
Topic: A Deep Dive into Memory Access Company: Intel Title: Software Engineer Name: Wang, Zhihong A Typical NFV Scenario: PVP Guest Forwarding Engine virtio vhost Forwarding Engine NIC Ring ops What s
More informationModeling the impact of CPU properties to optimize and predict packet-processing performance
Case Study Modeling the impact of CPU properties to optimize and predict packet-processing performance Intel and AT&T have collaborated in a proof of concept (POC) to model and analyze the performance
More informationProgrammable NICs. Lecture 14, Computer Networks (198:552)
Programmable NICs Lecture 14, Computer Networks (198:552) Network Interface Cards (NICs) The physical interface between a machine and the wire Life of a transmitted packet Userspace application NIC Transport
More informationSmartNIC Programming Models
SmartNIC Programming Models Johann Tönsing 206--09 206 Open-NFP Agenda SmartNIC hardware Pre-programmed vs. custom (C and/or P4) firmware Programming models / offload models Switching on NIC, with SR-IOV
More informationvnetwork Future Direction Howie Xu, VMware R&D November 4, 2008
vnetwork Future Direction Howie Xu, VMware R&D November 4, 2008 Virtual Datacenter OS from VMware Infrastructure vservices and Cloud vservices Existing New - roadmap Virtual Datacenter OS from VMware Agenda
More informationOpen vswitch DPDK Acceleration Using HW Classification
Open vswitch DPDK Acceleration Using HW Classification Rony Efraim DPDK summit Dublin Oct 2016 Accelerated Switch And Packet Processing (ASAP 2 ) ASAP 2 take advantage of ConnectX-4 capability to accelerate
More informationSmartNIC Programming Models
SmartNIC Programming Models Johann Tönsing 207-06-07 207 Open-NFP Agenda SmartNIC hardware Pre-programmed vs. custom (C and/or P4) firmware Programming models / offload models Switching on NIC, with SR-IOV
More informationThe Power of Batching in the Click Modular Router
The Power of Batching in the Click Modular Router Joongi Kim, Seonggu Huh, Keon Jang, * KyoungSoo Park, Sue Moon Computer Science Dept., KAIST Microsoft Research Cambridge, UK * Electrical Engineering
More informationProgrammable Software Switches. Lecture 11, Computer Networks (198:552)
Programmable Software Switches Lecture 11, Computer Networks (198:552) Software-Defined Network (SDN) Centralized control plane Data plane Data plane Data plane Data plane Why software switching? Early
More informationIntroduction to Routers and LAN Switches
Introduction to Routers and LAN Switches Session 3048_05_2001_c1 2001, Cisco Systems, Inc. All rights reserved. 3 Prerequisites OSI Model Networking Fundamentals 3048_05_2001_c1 2001, Cisco Systems, Inc.
More informationSpeeding up Linux TCP/IP with a Fast Packet I/O Framework
Speeding up Linux TCP/IP with a Fast Packet I/O Framework Michio Honda Advanced Technology Group, NetApp michio@netapp.com With acknowledge to Kenichi Yasukata, Douglas Santry and Lars Eggert 1 Motivation
More informationCompression Device Drivers. Release rc3
Compression Device Drivers Release 19.02.0-rc3 January 20, 2019 CONTENTS 1 Compression Device Supported Functionality Matrices 1 1.1 Supported Feature Flags............................... 1 2 ISA-L Compression
More informationDPDK Roadmap. Tim O Driscoll & Chris Wright Open Networking Summit 2017
DPDK Roadmap Tim O Driscoll & Chris Wright Open Networking Summit 2017 Agenda Overview: What is DPDK? What problems does it solve? Open source community and transition to Linux Foundation: Why is this
More informationBringing the Power of ebpf to Open vswitch. Linux Plumber 2018 William Tu, Joe Stringer, Yifeng Sun, Yi-Hung Wei VMware Inc. and Cilium.
Bringing the Power of ebpf to Open vswitch Linux Plumber 2018 William Tu, Joe Stringer, Yifeng Sun, Yi-Hung Wei VMware Inc. and Cilium.io 1 Outline Introduction and Motivation OVS-eBPF Project OVS-AF_XDP
More informationOpen Source Traffic Analyzer
Open Source Traffic Analyzer Daniel Turull June 2010 Outline 1 Introduction 2 Background study 3 Design 4 Implementation 5 Evaluation 6 Conclusions 7 Demo Outline 1 Introduction 2 Background study 3 Design
More informationDPDK Load Balancers RSS H/W LOAD BALANCER DPDK S/W LOAD BALANCER L4 LOAD BALANCERS L7 LOAD BALANCERS NOV 2018
x DPDK Load Balancers RSS H/W LOAD BALANCER DPDK S/W LOAD BALANCER L4 LOAD BALANCERS L7 LOAD BALANCERS NOV 2018 Contact Vincent, Jay L - Your Contact For Load Balancer Follow up jay.l.vincent@intel.com
More informationAccelerating VM networking through XDP. Jason Wang Red Hat
Accelerating VM networking through XDP Jason Wang Red Hat Agenda Kernel VS userspace Introduction to XDP XDP for VM Use cases Benchmark and TODO Q&A Kernel Networking datapath TAP A driver to transmit
More informationSoftware Datapath Acceleration for Stateless Packet Processing
June 22, 2010 Software Datapath Acceleration for Stateless Packet Processing FTF-NET-F0817 Ravi Malhotra Software Architect Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions
More informationNext Gen Virtual Switch. CloudNetEngine Founder & CTO Jun Xiao
Next Gen Virtual Switch CloudNetEngine Founder & CTO Jun Xiao Agenda Thoughts on next generation virtual switch Technical deep dive on CloudNetEngine virtual switch Q & A 2 Major vswitches categorized
More informationDisclaimer This presentation may contain product features that are currently under development. This overview of new technology represents no commitme
NET1343BU NSX Performance Samuel Kommu #VMworld #NET1343BU Disclaimer This presentation may contain product features that are currently under development. This overview of new technology represents no
More informationUnderstanding The Performance of DPDK as a Computer Architect
Understanding The Performance of DPDK as a Computer Architect XIAOBAN WU *, PEILONG LI *, YAN LUO *, LIANG- MIN (LARRY) WANG +, MARC PEPIN +, AND JOHN MORGAN + * UNIVERSITY OF MASSACHUSETTS LOWELL + INTEL
More informationSupport for Smart NICs. Ian Pratt
Support for Smart NICs Ian Pratt Outline Xen I/O Overview Why network I/O is harder than block Smart NIC taxonomy How Xen can exploit them Enhancing Network device channel NetChannel2 proposal I/O Architecture
More informationAn Experimental review on Intel DPDK L2 Forwarding
An Experimental review on Intel DPDK L2 Forwarding Dharmanshu Johar R.V. College of Engineering, Mysore Road,Bengaluru-560059, Karnataka, India. Orcid Id: 0000-0001- 5733-7219 Dr. Minal Moharir R.V. College
More informationXDP: 1.5 years in production. Evolution and lessons learned. Nikita V. Shirokov
XDP: 1.5 years in production. Evolution and lessons learned. Nikita V. Shirokov Facebook Traffic team Goals of this talk: Show how bpf infrastructure (maps/helpers) could be used for building networking
More informationIt's kind of fun to do the impossible with DPDK Yoshihiro Nakajima, Hirokazu Takahashi, Kunihiro Ishiguro, Koji Yamazaki NTT Labs
It's kind of fun to do the impossible with DPDK Yoshihiro Nakajima, Hirokazu Takahashi, Kunihiro Ishiguro, Koji Yamazaki NTT Labs 0 Agenda Motivation for fun Fun with Lagopus SDN switch Fun with speed
More informationAccelerate Cloud Native with FD.io
Accelerate Cloud Native with FDio Naoyuki Mori, Ping Yu, Kinsella Ray, Hongjun Ni Intel Agenda FDio*: Cloud native acceleration framework Acceleration of Envoy with FDio* TCP and QAT Acceleration of Load
More informationCisco ASR 1000 Series Routers Embedded Services Processors
Cisco ASR 1000 Series Routers Embedded Services Processors The Cisco ASR 1000 Series embedded services processors are based on the Cisco QuantumFlow Processor (QFP) for next-generation forwarding and queuing.
More informationNetchannel 2: Optimizing Network Performance
Netchannel 2: Optimizing Network Performance J. Renato Santos +, G. (John) Janakiraman + Yoshio Turner +, Ian Pratt * + HP Labs - * XenSource/Citrix Xen Summit Nov 14-16, 2007 2003 Hewlett-Packard Development
More informationAccess Rules. Controlling Network Access
This chapter describes how to control network access through or to the ASA using access rules. You use access rules to control network access in both routed and transparent firewall modes. In transparent
More informationProgramming Netronome Agilio SmartNICs
WHITE PAPER Programming Netronome Agilio SmartNICs NFP-4000 AND NFP-6000 FAMILY: SUPPORTED PROGRAMMING MODELS THE AGILIO SMARTNICS DELIVER HIGH- PERFORMANCE SERVER- BASED NETWORKING APPLICATIONS SUCH AS
More informationNetworking at the Speed of Light
Networking at the Speed of Light Dror Goldenberg VP Software Architecture MaRS Workshop April 2017 Cloud The Software Defined Data Center Resource virtualization Efficient services VM, Containers uservices
More informationCisco ASR 1000 Series Aggregation Services Routers: QoS Architecture and Solutions
Cisco ASR 1000 Series Aggregation Services Routers: QoS Architecture and Solutions Introduction Much more bandwidth is available now than during the times of 300-bps modems, but the same business principles
More informationOVS Acceleration using Network Flow Processors
Acceleration using Network Processors Johann Tönsing 2014-11-18 1 Agenda Background: on Network Processors Network device types => features required => acceleration concerns Acceleration Options (or )
More informationUsing (Suricata over) PF_RING for NIC-Independent Acceleration
Using (Suricata over) PF_RING for NIC-Independent Acceleration Luca Deri Alfredo Cardigliano Outlook About ntop. Introduction to PF_RING. Integrating PF_RING with
More informationAn Intelligent NIC Design Xin Song
2nd International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2016) An Intelligent NIC Design Xin Song School of Electronic and Information Engineering Tianjin Vocational
More informationNext Generation Enterprise Solutions from ARM
Next Generation Enterprise Solutions from ARM Ian Forsyth Director Product Marketing Enterprise and Infrastructure Applications Processor Product Line Ian.forsyth@arm.com 1 Enterprise Trends IT is the
More informationSoftRDMA: Rekindling High Performance Software RDMA over Commodity Ethernet
SoftRDMA: Rekindling High Performance Software RDMA over Commodity Ethernet Mao Miao, Fengyuan Ren, Xiaohui Luo, Jing Xie, Qingkai Meng, Wenxue Cheng Dept. of Computer Science and Technology, Tsinghua
More informationPacketShader as a Future Internet Platform
PacketShader as a Future Internet Platform AsiaFI Summer School 2011.8.11. Sue Moon in collaboration with: Joongi Kim, Seonggu Huh, Sangjin Han, Keon Jang, KyoungSoo Park Advanced Networking Lab, CS, KAIST
More informationOpenFlow. Finding Feature Information. Prerequisites for OpenFlow
Finding Feature Information, page 1 Prerequisites for, page 1 Restrictions for, page 2 Information About Open Flow, page 3 Configuring, page 8 Monitoring, page 12 Configuration Examples for, page 12 Finding
More informationAgilio OVS Software Architecture
WHITE PAPER Agilio OVS Software Architecture FOR SERVER-BASED NETWORKING THERE IS CONSTANT PRESSURE TO IMPROVE SERVER- BASED NETWORKING PERFORMANCE DUE TO THE INCREASED USE OF SERVER AND NETWORK VIRTUALIZATION
More informationOpenFlow. Finding Feature Information. Prerequisites for OpenFlow
Finding Feature Information, page 1 Prerequisites for, page 1 Restrictions for, page 2 Information About Open Flow, page 3 Configuring, page 8 Monitoring, page 12 Configuration Examples for, page 12 Finding
More informationPDP : A Flexible and Programmable Data Plane. Massimo Gallo et al.
PDP : A Flexible and Programmable Data Plane Massimo Gallo et al. Introduction Network Function evolution L7 Load Balancer TLS/SSL Server Proxy Server Firewall Introduction Network Function evolution Can
More informationConfiguring SPAN. Finding Feature Information. About SPAN. SPAN Sources
This chapter describes how to configure an Ethernet switched port analyzer (SPAN) to analyze traffic between ports on Cisco NX-OS devices. Finding Feature Information, on page 1 About SPAN, on page 1 Licensing
More informationTRex Realistic Traffic Generator
DEVNET-1120 TRex Realistic Traffic Generator Hanoch Haim, Principal Engineer Cisco Spark How Questions? Use Cisco Spark to communicate with the speaker after the session 1. Find this session in the Cisco
More informationBe Fast, Cheap and in Control with SwitchKV. Xiaozhou Li
Be Fast, Cheap and in Control with SwitchKV Xiaozhou Li Goal: fast and cost-efficient key-value store Store, retrieve, manage key-value objects Get(key)/Put(key,value)/Delete(key) Target: cluster-level
More informationDeploying LISP Host Mobility with an Extended Subnet
CHAPTER 4 Deploying LISP Host Mobility with an Extended Subnet Figure 4-1 shows the Enterprise datacenter deployment topology where the 10.17.1.0/24 subnet in VLAN 1301 is extended between the West and
More informationURDMA: RDMA VERBS OVER DPDK
13 th ANNUAL WORKSHOP 2017 URDMA: RDMA VERBS OVER DPDK Patrick MacArthur, Ph.D. Candidate University of New Hampshire March 28, 2017 ACKNOWLEDGEMENTS urdma was initially developed during an internship
More informationDPDK Intel NIC Performance Report Release 18.05
DPDK Intel NIC Performance Report Test Date: Jun 1th 2018 Author: Intel DPDK Validation team Revision History Date Revision Comment Jun 4th, 2018 1.0 Initial document for release 2 Contents Audience and
More informationInterchassis Asymmetric Routing Support for Zone-Based Firewall and NAT
Interchassis Asymmetric Routing Support for Zone-Based Firewall and NAT The Interchassis Asymmetric Routing Support for Zone-Based Firewall and NAT feature supports the forwarding of packets from a standby
More informationPE310G4DBi9 Quad port Fiber 10 Gigabit Ethernet PCI Express Content Director Server Adapter Intel based
PE310G4DBi9 Quad port Fiber 10 Gigabit Ethernet PCI Express Content Director Server Adapter Intel based Description Silicom s 10 Gigabit Ethernet PCI Express content aware director Bypass server adapters
More informationConfiguring Cisco Mediatrace
This chapter contains information about and instructions for configuring Cisco Mediatrace. Cisco Mediatrace enables you to isolate and troubleshoot network degradation problems for data streams. Although
More informationSwitchX Virtual Protocol Interconnect (VPI) Switch Architecture
SwitchX Virtual Protocol Interconnect (VPI) Switch Architecture 2012 MELLANOX TECHNOLOGIES 1 SwitchX - Virtual Protocol Interconnect Solutions Server / Compute Switch / Gateway Virtual Protocol Interconnect
More informationG-NET: Effective GPU Sharing In NFV Systems
G-NET: Effective Sharing In NFV Systems Kai Zhang*, Bingsheng He^, Jiayu Hu #, Zeke Wang^, Bei Hua #, Jiayi Meng #, Lishan Yang # *Fudan University ^National University of Singapore #University of Science
More informationResearch on DPDK Based High-Speed Network Traffic Analysis. Zihao Wang Network & Information Center Shanghai Jiao Tong University
Research on DPDK Based High-Speed Network Traffic Analysis Zihao Wang Network & Information Center Shanghai Jiao Tong University Outline 1 Background 2 Overview 3 DPDK Based Traffic Analysis 4 Experiment
More informationSupporting Cloud Native with DPDK and containers KEITH INTEL CORPORATION
x Supporting Cloud Native with DPDK and containers KEITH WILES @ INTEL CORPORATION Making Applications Cloud Native Friendly How can we make DPDK Cloud Native Friendly? Reduce startup resources for quicker
More informationDPDK Performance Report Release Test Date: Nov 16 th 2016
Test Date: Nov 16 th 2016 Revision History Date Revision Comment Nov 16 th, 2016 1.0 Initial document for release 2 Contents Audience and Purpose... 4 Test setup:... 4 Intel Xeon Processor E5-2699 v4 (55M
More informationBuilding high performance network functions in VPP. Ole Trøan, VPP contributor FOSDEM 2018
Building high performance network functions in VPP Ole Trøan, ot@cisco.com, VPP contributor FOSDEM 2018 1 2 This talk? Goal: Make you into VPP developers Agenda: VPP architecture An example decomposed
More informationDPDK Intel NIC Performance Report Release 17.08
DPDK Intel NIC Performance Report Test Date: Aug 23th 2017 Author: Intel DPDK Validation team Revision History Date Revision Comment Aug 24th, 2017 1.0 Initial document for release 2 Contents Audience
More informationConfiguring Static and Dynamic NAT Translation
This chapter includes the following sections: Network Address Translation Overview, on page 1 Information About Static NAT, on page 2 Dynamic NAT Overview, on page 3 Timeout Mechanisms, on page 3 NAT Inside
More informationsflow (http://www.sflow.org) Agent Software Description
sflow (http://www.sflow.org) sflow Agent Software Description This slide set is intended as a guide to InMon s example sflow agent software. The concepts and design choices are illustrated. The intention
More informationConfiguring SPAN. About SPAN. SPAN Sources
This chapter describes how to configure an Ethernet switched port analyzer (SPAN) to analyze traffic between ports on Cisco NX-OS devices. This chapter contains the following sections: About SPAN, page
More informationPUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES
PUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES Greg Hankins APRICOT 2012 2012 Brocade Communications Systems, Inc. 2012/02/28 Lookup Capacity and Forwarding
More informationAchieve Low Latency NFV with Openstack*
Achieve Low Latency NFV with Openstack* Yunhong Jiang Yunhong.Jiang@intel.com *Other names and brands may be claimed as the property of others. Agenda NFV and network latency Why network latency on NFV
More informationEnd-to-End Communication
End-to-End Communication Goal: Interconnect multiple LANs. Why? Diverse LANs speak different languages need to make them talk to each other Management flexibility global vs. local Internet Problems: How
More informationAll product specifications are subject to change without notice.
MSI N3000 series is cost-benefit rackmount network security. Basing on Intel Xeon E3-1200 v3/v4/v5 series CPU and Xeon D-1500 series SoC which is to help enterprise to be flexibly applied to various network
More informationDPDK Intel NIC Performance Report Release 18.02
DPDK Intel NIC Performance Report Test Date: Mar 14th 2018 Author: Intel DPDK Validation team Revision History Date Revision Comment Mar 15th, 2018 1.0 Initial document for release 2 Contents Audience
More informationDPDK Integration within F5 BIG-IP BRENT BLOOD, SR MANAGER SOFTWARE ENGINEERING VIJAY MANICKAM, SR SOFTWARE ENGINEER
x DPDK Integration within F5 BIG-IP BRENT BLOOD, SR MANAGER SOFTWARE ENGINEERING VIJAY MANICKAM, SR SOFTWARE ENGINEER F5 Company Snapshot Founded: 1996 IPO: June 1999 Employees: 4,395 Headquarters: Seattle,
More informationCCNA Exploration Network Fundamentals
CCNA Exploration 4.0 1. Network Fundamentals The goal of this course is to introduce you to fundamental networking concepts and technologies. These online course materials will assist you in developing
More informationConfiguring Static and Dynamic NAT Translation
This chapter contains the following sections: Network Address Translation Overview, page 1 Information About Static NAT, page 2 Dynamic NAT Overview, page 4 Timeout Mechanisms, page 4 NAT Inside and Outside
More informationBenchmarking of VPP. Arijit Pramanik RnD Project
Benchmarking of VPP Arijit Pramanik RnD Project Abstract Vector Packet Processing Technology, currently released under FD.io is a framework for high-speed packet processing in user-space. VPP is capable
More informationCisco Exam Troubleshooting and Maintaining Cisco IP Networks (TSHOOT) Version: 6.0 [ Total Questions: 79 ]
s@lm@n Cisco Exam 300-135 Troubleshooting and Maintaining Cisco IP Networks (TSHOOT) Version: 6.0 [ Total Questions: 79 ] Topic break down Topic No. of Questions Topic 1: Mix Questions 26 Topic 2: Troubleshooting
More informationIsoStack Highly Efficient Network Processing on Dedicated Cores
IsoStack Highly Efficient Network Processing on Dedicated Cores Leah Shalev Eran Borovik, Julian Satran, Muli Ben-Yehuda Outline Motivation IsoStack architecture Prototype TCP/IP over 10GE on a single
More informationLinux Network Tuning Guide for AMD EPYC Processor Based Servers
Linux Network Tuning Guide for AMD EPYC Processor Application Note Publication # 56224 Revision: 1.00 Issue Date: November 2017 Advanced Micro Devices 2017 Advanced Micro Devices, Inc. All rights reserved.
More informationNetwork Design Considerations for Grid Computing
Network Design Considerations for Grid Computing Engineering Systems How Bandwidth, Latency, and Packet Size Impact Grid Job Performance by Erik Burrows, Engineering Systems Analyst, Principal, Broadcom
More informationVirtio/vhost status update
Virtio/vhost status update Yuanhan Liu Aug 2016 outline Performance Multiple Queue Vhost TSO Functionality/Stability Live migration Reconnect Vhost PMD Todo Vhost-pci Vhost Tx
More informationEvent Device Drivers. Release rc1
Event Device Drivers Release 19.02.0-rc1 December 23, 2018 CONTENTS 1 NXP DPAA Eventdev Driver 2 1.1 Features........................................ 2 1.2 Supported DPAA SoCs................................
More informationThe.pdf version of this slide deck will have missing info, due to use of animations. The original.pptx deck is available here:
The.pdf version of this slide deck will have missing info, due to use of animations. The original.pptx deck is available here: https://wiki.opnfv.org/download/attachments/10293193/vsperf-dataplane-perf-cap-bench.pptx?api=v2
More informationVerified Scalability Limits
This chapter describes the Cisco NX-OS configuration limits for the Cisco Nexus 9000 Series switches. Introduction, page 1, page 1 Deployment Case Studies, page 6 Introduction The values provided in this
More informationCompression Device Drivers. Release
Compression Device Drivers Release 18.08.0 August 09, 2018 CONTENTS 1 Compression Device Supported Functionality Matrices 1 1.1 Supported Feature Flags............................... 1 2 ISA-L Compression
More informationASR 5000 Series ICMP Packet Generation from the CLI and Fragmentation Identification
ASR 5000 Series ICMP Packet Generation from the CLI and Fragmentation Identification Document ID: 119210 Contributed by Dave Damerjian, Cisco TAC Engineer. Jul 27, 2015 Contents Introduction Problem Solution
More informationAdvanced Computer Networks. End Host Optimization
Oriana Riva, Department of Computer Science ETH Zürich 263 3501 00 End Host Optimization Patrick Stuedi Spring Semester 2017 1 Today End-host optimizations: NUMA-aware networking Kernel-bypass Remote Direct
More informationCisco Nexus Data Broker for Network Traffic Monitoring and Visibility
Guide Cisco Nexus Data Broker for Network Traffic Monitoring and Visibility Solution Implementation Guide 2015 Cisco and/or its affiliates. All rights reserved. This document is Cisco Public Information.
More information