Systemy RT i embedded Wykład 5 Mikrokontrolery 32-bitowe AVR32, ARM. Wrocław 2013
|
|
- Evangeline Harrell
- 6 years ago
- Views:
Transcription
1 Systemy RT i embedded Wykład 5 Mikrokontrolery 32-bitowe AVR32, ARM Wrocław 2013
2 Plan Power consumption of 8- and 16 bits - comparison AVR32 family AVR32UC AVR32AP SDRAM access ARM cores introduction History ARM7 cores
3 Power consumption - comparison
4 Power consumption - comparison
5 Introduction AVR32
6 Source: [1]
7 AVR32 family AVR32 core high performance member of ATMEL microcontrollers portfolio Much effort put to make the controllers extremely power efficient High performance Many intresting peripherals Two subfamilies: AVR32UC and AVR32AP
8 AVR32UC
9 AVR32UC family 32-bit AVR UC3 Microcontrollers: Optimized for System Performance True 1.6V operation More MHz per mw Unrivalled DSP performance Peripheral DMA controller
10 AVR32UC family The 32-bit AVR UC3 product family is built on the high-performance 32-bit AVR architecture and optimized for highly integrated applications The 32-bit AVR UC3 microcontrollers deliver: high computational throughput, deterministic real-time control, low power consumption, low system cost, high reliability and ease of use
11 AVR32UC family The 32-bit AVR CPU includes cutting-edge features such as: integer DSP arithmetic, fixed point DSP arithmetic, single-cycle multiply and accumulate instructions, single-cycle SRAM access, Peripheral DMA controller, multi-layer high-speed bus architecture
12 AVR32UC family AVR32UC is divided into subseries: L Series A0/A1 Series A3/A4 Series B series C series D series Audio series
13 AVR32UC family Source: [2]
14 AVR32UC L Series First picopower 32-bit microcontroller Device runs on 1.65 µa/mhz in active mode, 600 na with RTC running, and down to 9 na with all clocks stopped It delivers down to 0.48 mw/mhz in active operation and sleep mode consumption of 1.5uA with RTC running, or 100nA with all clocks stopped The L series delivers a wide range of technological innovations to the 32-bit microcontroller market It is the industry's first 32-bit microcontroller with a built-in Capacitive Touch Peripheral A glue logic controller can eliminate an external PLD. The FlashVault code protection allows the on-chip flash to be partially programmed and locked
15 AVR32UC A0/A1 Series Designed for high data throughput, low power consumption and outstanding computing performance, Features high connectivity with USB On-The-Go, Ethernet MAC and SDRAM interfaces, Fast flash and large internal SRAM, make the processor ideally suited for data-intensive applications. The A0 and A1 Series devices are used in a wide range of applications including audio, biometric, communication, industrial
16 AVR32UC A3/A4 Series The AVR UC3 A3 Series is designed for exceptionally high data throughput, It features: Hi-Speed USB On-The-Go, SD/SDIO card, Multi-Level-Cell (MLC) NAND flash with ECC SDRAM interfaces, Multi-layered AVR databus,
17 AVR32UC A3/A4 Series It features: 128 KB on-chip SRAM with triple high-speed interfaces multi-channel peripheral memory-to-memory DMA controller, Hi-Fi stereo Audio DAC, full duplex multi-channel I2S audio interface, AES crypto module
18 AVR32UC B Series The AVR UC3 B Series is designed for: high data throughput, low power consumption outstanding computing performance The series features: high connectivity with USB On-The-Go fast flash large internal SRAM
19 AVR32UC Peripheral DMA Source: [2]
20 AVR32UC Multilevel Interrupt Controller The 32-bit AVR UC3 CPU includes a multi-level interrupt controller Four priority levels are supported where higher level interrupts are prioritized and executed before low level interrupts All peripherals can be assigned any interrupt level and the interrupt vector addresses can be changed without stopping the CPU Interrupt latencies are very fast, typically 11 clock cycles including saving the register file to the stack.
21 AVR32UC Multilevel Interrupt Controller Source: [2]
22 AVR32UC Peripheral Event System PES an innovative event-triggered data transfer, the innovative Peripheral The Peripheral Event System allows the 32-bit AVR UC3 to send signals (events) directly to other peripherals without involving the CPU This ensures short and predictable response time at the same time it offloads the CPU and reduces power consumption.
23 AVR32UC Peripheral Event System Source: [2]
24 AVR32UC Dynamic Frequency Scaling Dynamic Frequency Scaling (DFS) reduces power consumption when maximum speed is not required throughout the execution of an application. DFS makes it possible to adapt the clock frequency on-the-fly to an application without halting program execution.
25 AVR32UC High speed I/O interfaces USART Asynchronous and synchronous operation SPI Mode LIN Mode Supports IrDA Up to 33 Mbps communication Peripheral DMA TWI I2C and SMBusTM compliant Full 100 khz and 400 khz support Master and Slave operation Peripheral DMA
26 AVR32UC High speed I/O interfaces Up to 36 PWM channels 8-bit resolution Up to 150 MHz base clock Peripheral Event System Ethernet Up to 100 Mbps communication Peripheral DMA USB On-the-Go Host mode Up to 480 Mbps communication in Hi-Speed mode Peripheral DMA
27 AVR32UC High speed I/O interfaces SPI Supports up to 15 external devices Up to 33 Mbps communication Peripheral DMA Synchronous Serial Controller (SSC) Full duplex 24-bit I2S Up to 33 Mbps communication Peripheral DMA
28 AT32UC3A0/A1 features 1/2 Key features KB Flash KB SRAM SRAM / SDRAM controller Peripheral DMA controller Full Speed USB Device + OTG Ethernet MAC 4 USARTs 2 SPI
29 AT32UC3A0/A1 features 2/2 Key features 1 I2S 24-bit input 1 I2S 24-bit output Multiple timers and PWM 16-bit Stereo bit stream DAC 5V tolerant I/O 100- and 144-pin package options QFP and BGA packages Qualified for Automotive
30 AT32UC3A3/A4 features 1/2 Key features KB Flash 128 KB SRAM (64 KB + 2x32 KB) SRAM/ SDRAM controller MLC NAND Flash controller AES crypto engine Peripheral DMA controller Memory to Memory DMA
31 AT32UC3A3/A4 features 2/2 Key features High Speed USB Device + OTG SD/ MMC/ SDIO card controller 4 USARTs 2 SPI 1 I2S 24-bit input 1 I2S 24-bit output 16-bit Stereo bit stream DAC 100- and 144-pin package options QFP and BGA packages
32 AT32UC3B features 1/2 Key features KB Flash KB SRAM Peripheral DMA controller Full Speed USB Device + OTG 3 USARTs 2 SPI
33 AT32UC3B features 2/2 Key features 1 I2S 24-bit input 1 I2S 24-bit output Multiple timers and PWM 5V tolerant I/O 48- and 64-pin package options QFP and QFN packages
34 AT32UC3C features 1/2 Key features KB Flash 68 KB SRAM (2 x 32 KB + 4 KB) SRAM / SDRAM controller NAND flash controller Peripheral DMA controller Memory to Memory DMA Peripheral Event System
35 AT32UC3C features 2/2 Key features Single / Dual CAN interface Full speed USB device + OTG 16 ch 12-bit ADC, 1.5 MSPS dual 2 ch 12-bit DAC, 1.5 MSPS PWM with dead-time insertion 4 USART 2 SPI 1 I2S 24-bit input 1 I2S 24-bit output 144-, 100- and 64-pin packages QFP, QFN and BGA packages
36 AT32UC3D features Key features KB Flash 8-16 KB SRAM Peripheral DMA controller Full Speed USB device 2 USARTs 1 SPI 1 Two-Wire Interface Multiple timers and PWM 48-pin package QFP and QFN packages
37 AT32UC3L features 1/2 Key features KB Flash 8-16 KB SRAM Peripheral DMA controller Peripheral Event System Full speed USB device 4 USARTs
38 AT32UC3L features 2/2 Key features 1 SPI 2 Two-Wire Interfaces 6 channels 12-bit ADC 8 Analog Comparators 36 PWM channels 48-pin package QFP and QFN packages
39 AT32UC3 - summary A0/A1 Series for Ethernet and USB OTG Applications A3/A4 Series for Hi-Speed USB Applications B Series for Battery/USB-Powered Applications C Series for Industrial Control Applications D Series for Cost-Sensitive Applications L Series for Battery-Powered Applications
40 AT32UC3C - CPU
41 AT32UC3C - CPU Features: 32-bit load/store AVR32A RISC architecture 15 general-purpose 32-bit registers 32-bit Stack Pointer, Program Counter and Link Register reside in register file Fully orthogonal instruction set Privileged and unprivileged modes enabling efficient and secure operating systems Instruction set with variable instruction length DSP extension with saturating arithmetic, and a wide variety of multiply instructions
42 AT32UC3C - CPU Features: 3-stage pipeline allowing one instruction per clock cycle for most instructions Byte, halfword, word, and double word memory access Multiple interrupt priority levels MPU allows for operating systems with memory protection FPU enables hardware accelerated floating point calculations Secure State for supporting FlashVaultTM
43 AT32UC3C - Pipeline
44 AT32UC3C - FREQM FREQM Frequency Meter: Accurately measures a clock frequency Selectable reference clock A selectable clock can be measured Ratio can be measured with 24-bit accuracy
45 AT32UC3C - FREQM
46 AT32UC3C - EBI EBI External Bus Interface: Optimized for application memory space support Integrates two external memory controllers: Static Memory Controller (SMC) SDRAM Controller (SDRAMC) Optimized external bus:16-bit data bus Up to 24-bit Address Bus, Up to 16-Mbytes Addressable Optimized pin multiplexing to reduce latencies on external memories Up to 4 Chip Selects, Configurable Assignment
47 AT32UC3C0128C - EBI
48 AT32UC3C0128C - EBI
49 SDRAM access
50 SDRAM vs SRAM 1. SRAM (Static RAM) is static (doesnot need powerrefreshing) while SDRAM (Synchronous Dynamic RAM) is dynamic (needs power-refreshing periodically) 2. SDRAM access speed is clock dependent while SRAM accesses directly. 3. DRAM memory can pack several gigabits on a DRAM chip while the SDRAM memory can only pack several tens of mega bits on its chip. 4. SRAMs power consumption is stable while SDRAMs is higher due to refreshing cycles. 5. SRAM is more expensive than SDRAM due to faster speed
51 SDRAM- basics
52 SDRAM- basics
53 SDRAM - signals Row Address Strobe (RAS) The RAS control input is used to latch the row address and to begin a memory cycle. RAS is required at the beginning of every operation and must remain selected for a predetermined minimum amount of time. Column Address Strobe (CAS) CAS is used to latch the column address and to initiate the write or read operation. CAS may also be used to trigger a CAS-before-RAS refresh cycle. This refresh cycle requires CAS to remain selected for a predetermined minimum time period. For most memory operations, CAS must remain deselected for a predetermined minimum amount of
54 SDRAM - signals Write Enable (WE) The WE control input is used to select a read or write operation. The operation performed is determined by the state of the WE when CAS is taken active. It is important that setup and hold timing specifications are met, with respect to CAS, to assure that the correct operation is selected. Output Enable (OE) During a read operation, OE is set active to assure data does not appear at the I/O s until required. During a write cycle, OE is ignored. Address The address inputs are used to select memory locations in the array. Theaddress inputs are used to select both the desired row and column addresses.
55 SDRAM vs SRAM
56 SDRAM vs SRAM
57 SDRAM - reading 1) The row address is applied to the address inputs for a specified amount of time before RAS goes active (switched from High to Low). RAS must be Low for a minimum amount of time allowing the row latch circuitry to be completed. 2) The column address is applied to the address inputs and held for a specified amount of time before CAS is set active (switched from High to Low). CAS is set Low and held for the specified amount of time. 3) WE is set HIGH for a read operation and must occur before the transition of CAS.
58 SDRAM - reading 4) CAS must be set active (switched from High to Low), thereby latching in the column address. 5) Data appears at the data output pins after the specified time period. 6) Before a read cycle is considered complete, both RAS and CAS control inputs must be returned to an inactive state (both RAS and CAS set from Low to High).
59 SDRAM - writing 1) The row address is applied to the address inputs for a specified amount of time before RAS is set active. RAS must be held active for a minimum amount of time, allowing the row latch circuitry to be completed. 2) The column address is applied to the address inputs and held for a specified amount of time before CAS is set active. CAS is set active and held for the specified amount of time. 3) WE is set Low for a write operation and must occur before the transition of CAS.
60 SDRAM - writing 4) CAS must be set Low, thereby latching in the column address. 5) Data must be applied to the data inputs before CAS is set active. 6) Before a read cycle is considered complete, both RAS and CAS control inputs must be returned to an inactive state (both RAS and CAS set from Low to High).
61 Introduction
62 Introduction The ARM is a 32-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by ARM Holdings
63 Introduction ARM history ARM architecture was introduced in 1980 s It was invented by Acorn RISC Machine It is a successor of 6502, known from Commodore 64 The ARM architecture gain a lot of popularity by the end of 1990 s
64 Introduction ARM history Thanks to its simplicity and performance it found its place in applications like cell phones At present about 90% of all 32bit RISC processors are ARM based ARM processors are used from low performance driving applications up to netbook computers
65 Thank you for your attention
66 Introduction ARM features Main features: 32-bit architecture Reduced instruction set RISC Common data and instruction buses for simpler versions (von Neumann) Split data and instruction buses for faster versions (Harvard) Pipelining
67 ARM cores
68 Introduction architecture types ARM v1 (family ARM1): First version of ARM core 26-bit addressing No hardware multiplier ARM v2 (family ARM2): First commercial version Added 32-bit multiplying instructions Added coprocessor support
69 Introduction architecture types ARM v2a (family ARM3): First usage of cache memory (4kB) Up to MHz ARM v3 (families ARM6 and ARM7): 32-bit addressing Added coprocessor and cache buses Added memory controller (ARM7500FE) Up to MHz
70 Introduction architecture types ARM v4 (families ARM7TDMI, ARM8, ARM9): 3-stage and 5-stage pipelining Thumb instruction set Loop prediction Memory control units - MPU or MMU High performance at relatively simple construction Up to MHz (StrongARM) Most popular version
71 Introduction architecture types ARM v5 (families ARM7TDMI, ARM9, ARM10): 6-stage and 7-stage pipelining Thumb instruction set Jazelle instruction set DSP instruction set Multilevel cache Very large throughput Up to MHz (XScale) Very popular version
72 Introduction architecture types ARM v6 (families ARM11, Cortex-M0, Cortex-M1): 8-stage and 9-stage pipelining Thumb-2 instruction set Jazelle instruction set DSP instruction set SIMD Multilevel cache Large throughput Optimized for audio and video applications
73 Introduction architecture types ARM v7 (Cortex family without: Cortex-M0, Cortex-M1): 13-stage pipelining Thumb-2 instruction set Jazelle instruction set DSP instruction set Hardware support for divide and mutiply of integer and float numbers MultiCore (1-4 cores) SIMD (NEON) up to 16 instructions at one cycle Multilevel cache Huge throughput (up to MIPS!!!)
74 ARM7TDMI
75 ARM7TDMI Main features 1/2: 32-bit RISC processor with low power consumption Von Neumann architecture 3-stage pipelining
76 ARM7TDMI Main features 2/2: Two instruction sets: 32-bit ARM and 16-bit Thumb Seven work modes Operation on data: 8-bit (byte) 16-bit (halfword) 32-bit (word) TDMI: Thumb, Debug, Multiplier, Interrupts
77 ARM7TDMI instruction pipeline
78 Source: [1]
79 ARM7TDMI Source: [1]
80 ARM7TDMI operation modes User (usr): normal operation mode FIQ (fiq): data transfer mode (fast irq, DMA transfer DMA) IRQ (irq): interrupt service mode Supervisor (svc): protected mode for operating systems Abort mode (abt): error mode System (sys): privileged user mode Undefined (und): undefined instruction mode All modes except usr are privileged modes used to service interrupts or exceptions, or to access
81 ARM7TDMI registers 37 registers: 31 general purpose registers 6 status registers Available number depends on the operation mode and processor state R15 is always the program counter R13 is usually the stack pointer (by convention) R14 is sometimes used as Link Register (in Branch with Link BL instruction)
82 ARM7TDMI status registers The ARM7TDMI processor contains a CPSR (Current Program Status Register) and five SPSRs (Saved Program Status Register) for exception handlers to use. The program status registers: hold information about the most recently performed ALU operation control the enabling and disabling of interrupts set the processor operating mode.
83 ARM7TDMI status registers
84 The ARM-state register set Source: [1]
85 The Thumb-state register set Source: [1]
86 ARM7TDMI ARM instruction set Two instruction sets: full (ARM) and simplified (Thumb) ARM list is a list of 32-bit long commands ARM list commands occupy large portion of memory Each instruction can be executed conditionally Operation result can be accessed with shift Five addressing modes Each addressing mode has a few options
87 ARM7TDMI addressing modes Mode 1 Shifter operands for data processing instructions. Mode 2 Load and store word or unsigned byte. Mode 3 Load and store halfword or load signed byte. Mode 4 Load and store multiple. Mode 5 Load and store coprocessor. Each mode has different addressing types like: immidiate, register, pre-indexed, etc.
88 ARM7TDMI ARM instruction set Instruction types: Move Arithmetic Logical Branch Load Store Swap Coprocessor Software Interrupt
89 ARM7TDMI ARM instruction set Two instruction sets: full (ARM) and simplified (Thumb) ARM list is a list of 32-bit long commands ARM list commands occupy large portion of memory Each instruction can be executed conditionally Operation result can be accessed with shift Five addressing modes Each addressing mode has a few options Source: [1]
90 ARM7TDMI Thumb instruction set Thumb list is a list of 16-bit long commands This is a subset of ARM instruction set Thimb commands occupy small memory space Only some of Thumbs commands can be executed conditionally Data operation are 32-bit long In Thumb set only R0-R7 can be freely used Each Thumb instruction has its parent in the ARM set
91 ARM7TDMI Thumb instruction set Instruction types: Move Arithmetic Logical Shift/Rotate Branch Load Store Push/Pop Software Interrupt
92 Source: [1]
93 ARM7TDMI Virtual Memory System VMSA block is used for assigning different address spaces for different applications (processes) For the memory assignment an Memory Management Unit is used In the MMU block virtual addresses are translated to real one with the use of TLB (Translation Lookaside Buffers)
94 ARM7TDMI Virtual Memory System Source: [1]
95 ARM7TDMI Protected Memory System PMSA block is used for assigning different address spaces for different applications (processes) For the memory assignment an Memory Protection Unit is used PMSA operation principle is simpler than VMSA operation No virtual addresses Certain processes have access to certain memory spaces
96 ARM7TDMI Protected Memory System Source: [1]
97 To be continued
98 References [1] [2] AVR32UC family documentation; [3] ARM7TDMI core documentation;
ARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 3 September 2015 Announcements HW#1 will be posted today, due next Thursday. I will send out
More informationHercules ARM Cortex -R4 System Architecture. Processor Overview
Hercules ARM Cortex -R4 System Architecture Processor Overview What is Hercules? TI s 32-bit ARM Cortex -R4/R5 MCU family for Industrial, Automotive, and Transportation Safety Hardware Safety Features
More informationAVR XMEGA Product Line Introduction AVR XMEGA TM. Product Introduction.
AVR XMEGA TM Product Introduction 32-bit AVR UC3 AVR Flash Microcontrollers The highest performance AVR in the world 8/16-bit AVR XMEGA Peripheral Performance 8-bit megaavr The world s most successful
More informationAVR32 UC3 Microcontrollers Optimized for system performance BDTIC
AVR MicrocontrolleRS BDTIC www.bdtic.com/semiconductor AVR32 UC3 Microcontrollers Optimized for system performance True 1.6V operation More MHz per mw Unrivalled DSP performance www.atmel.com/avr32 AVR32
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://www.eece.maine.edu/ vweaver vincent.weaver@maine.edu 4 September 2014 Announcements HW#1 will be posted tomorrow (Friday), due next Thursday Working
More information32-bit AVR UC3 Microcontrollers. Optimized for System Performance
AVR MicrocontrolleRS 32-bit AVR UC3 Microcontrollers Optimized for System Performance True 1.6V operation More MHz per mw Unrivalled DSP performance Peripheral DMA controller www.atmel.com/uc3 page 2 AVR
More informationChapter 5. Introduction ARM Cortex series
Chapter 5 Introduction ARM Cortex series 5.1 ARM Cortex series variants 5.2 ARM Cortex A series 5.3 ARM Cortex R series 5.4 ARM Cortex M series 5.5 Comparison of Cortex M series with 8/16 bit MCUs 51 5.1
More informationARM Cortex core microcontrollers 3. Cortex-M0, M4, M7
ARM Cortex core microcontrollers 3. Cortex-M0, M4, M7 Scherer Balázs Budapest University of Technology and Economics Department of Measurement and Information Systems BME-MIT 2018 Trends of 32-bit microcontrollers
More informationARM ARCHITECTURE. Contents at a glance:
UNIT-III ARM ARCHITECTURE Contents at a glance: RISC Design Philosophy ARM Design Philosophy Registers Current Program Status Register(CPSR) Instruction Pipeline Interrupts and Vector Table Architecture
More informationARM Processor. Dr. P. T. Karule. Professor. Department of Electronics Engineering, Yeshwantrao Chavan College of Engineering, Nagpur
ARM Processor Dr. P. T. Karule Professor Department of Electronics Engineering, Yeshwantrao Chavan College of Engineering, Nagpur 441 110 1 What is ARM? Advanced RISC Machine. 32-bit architecture. ARM
More information15CS44: MICROPROCESSORS AND MICROCONTROLLERS. QUESTION BANK with SOLUTIONS MODULE-4
15CS44: MICROPROCESSORS AND MICROCONTROLLERS QUESTION BANK with SOLUTIONS MODULE-4 1) Differentiate CISC and RISC architectures. 2) Explain the important design rules of RISC philosophy. The RISC philosophy
More informationAVR XMEGA TM. A New Reference for 8/16-bit Microcontrollers. Ingar Fredriksen AVR Product Marketing Director
AVR XMEGA TM A New Reference for 8/16-bit Microcontrollers Ingar Fredriksen AVR Product Marketing Director Kristian Saether AVR Product Marketing Manager Atmel AVR Success Through Innovation First Flash
More informationCISC RISC. Compiler. Compiler. Processor. Processor
Q1. Explain briefly the RISC design philosophy. Answer: RISC is a design philosophy aimed at delivering simple but powerful instructions that execute within a single cycle at a high clock speed. The RISC
More informationMICROPROCESSOR BASED SYSTEM DESIGN
MICROPROCESSOR BASED SYSTEM DESIGN Lecture 5 Xmega 128 B1: Architecture MUHAMMAD AMIR YOUSAF VON NEUMAN ARCHITECTURE CPU Memory Execution unit ALU Registers Both data and instructions at the same system
More informationContents of this presentation: Some words about the ARM company
The architecture of the ARM cores Contents of this presentation: Some words about the ARM company The ARM's Core Families and their benefits Explanation of the ARM architecture Architecture details, features
More informationECE 471 Embedded Systems Lecture 3
ECE 471 Embedded Systems Lecture 3 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 10 September 2018 Announcements New classroom: Stevens 365 HW#1 was posted, due Friday Reminder:
More informationCourse Introduction. Purpose: Objectives: Content: Learning Time:
Course Introduction Purpose: This course provides an overview of the Renesas SuperH series of 32-bit RISC processors, especially the microcontrollers in the SH-2 and SH-2A series Objectives: Learn the
More informationHi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan
Processors Hi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan chanhl@maili.cgu.edu.twcgu General-purpose p processor Control unit Controllerr Control/ status Datapath ALU
More information18-349: Embedded Real-Time Systems Lecture 2: ARM Architecture
18-349: Embedded Real-Time Systems Lecture 2: ARM Architecture Anthony Rowe Electrical and Computer Engineering Carnegie Mellon University Basic Computer Architecture Embedded Real-Time Systems 2 Memory
More informationSTM32 Cortex-M3 STM32F STM32L STM32W
STM32 Cortex-M3 STM32F STM32L STM32W 01 01 STM32 Cortex-M3 introduction to family 1/2 STM32F combine high performance with first-class peripherals and lowpower, low-voltage operation. They offer the maximum
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationEEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture
EEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2014 Agenda
More informationARM Cortex-A9 ARM v7-a. A programmer s perspective Part1
ARM Cortex-A9 ARM v7-a A programmer s perspective Part1 ARM: Advanced RISC Machine First appeared in 1985 as Acorn RISC Machine from Acorn Computers in Manchester England Limited success outcompeted by
More informationAVR Microcontrollers Architecture
ก ก There are two fundamental architectures to access memory 1. Von Neumann Architecture 2. Harvard Architecture 2 1 Harvard Architecture The term originated from the Harvard Mark 1 relay-based computer,
More informationDesigning with STM32F2x & STM32F4
Designing with STM32F2x & STM32F4 Course Description Designing with STM32F2x & STM32F4 is a 3 days ST official course. The course provides all necessary theoretical and practical know-how for start developing
More informationProduct Technical Brief S3C2440X Series Rev 2.0, Oct. 2003
Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003 S3C2440X is a derivative product of Samsung s S3C24XXX family of microprocessors for mobile communication market. The S3C2440X s main enhancement
More informationMicrocontroller basics
FYS3240 PC-based instrumentation and microcontrollers Microcontroller basics Spring 2017 Lecture #4 Bekkeng, 30.01.2017 Lab: AVR Studio Microcontrollers can be programmed using Assembly or C language In
More informationProduct Technical Brief S3C2412 Rev 2.2, Apr. 2006
Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Overview SAMSUNG's S3C2412 is a Derivative product of S3C2410A. S3C2412 is designed to provide hand-held devices and general applications with cost-effective,
More informationSAM A5 ARM Cortex - A5 MPUs
SAM A5 ARM Cortex - A5 MPUs Industry s lowest-power MPUs Ideal for secure industry, IoT, wearable applications Operating at 600MHz/945DMIPS with low power consumption, the SAMA5 ARM Cortex-A5 based MPU
More informationModule Introduction! PURPOSE: The intent of this module, 68K to ColdFire Transition, is to explain the changes to the programming model and architectu
Module Introduction! PURPOSE: The intent of this module, 68K to ColdFire Transition, is to explain the changes to the programming model and architecture of ColdFire. This module also provides a description
More informationMICROPROCESSORS AND MICROCONTROLLERS 15CS44 MODULE 4 ARM EMBEDDED SYSTEMS & ARM PROCESSOR FUNDAMENTALS ARM EMBEDDED SYSTEMS
15CS44 MODULE 4 ARM EMBEDDED SYSTEMS & ARM PROCESSOR FUNDAMENTALS ARM EMBEDDED SYSTEMS The ARM processor core is a key component of many successful 32-bit embedded systems. ARM cores are widely used in
More informationProduct Technical Brief S3C2416 May 2008
Product Technical Brief S3C2416 May 2008 Overview SAMSUNG's S3C2416 is a 32/16-bit RISC cost-effective, low power, high performance micro-processor solution for general applications including the GPS Navigation
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationChapter 4. Enhancing ARM7 architecture by embedding RTOS
Chapter 4 Enhancing ARM7 architecture by embedding RTOS 4.1 ARM7 architecture 4.2 ARM7TDMI processor core 4.3 Embedding RTOS on ARM7TDMI architecture 4.4 Block diagram of the Design 4.5 Hardware Design
More informationXMEGA Series Of AVR Processor. Presented by: Manisha Biyani ( ) Shashank Bolia (
XMEGA Series Of AVR Processor Presented by: Manisha Biyani (200601217) Shashank Bolia (200601200 Existing Microcontrollers Problems with 8/16 bit microcontrollers: Old and inefficient architecture. Most
More informationEE 354 Fall 2015 Lecture 1 Architecture and Introduction
EE 354 Fall 2015 Lecture 1 Architecture and Introduction Note: Much of these notes are taken from the book: The definitive Guide to ARM Cortex M3 and Cortex M4 Processors by Joseph Yiu, third edition,
More informationATmega128. Introduction
ATmega128 Introduction AVR Microcontroller 8-bit microcontroller released in 1997 by Atmel which was founded in 1984. The AVR architecture was conceived by two students (Alf-Egil Bogen, Vergard-Wollen)
More informationIntroducing STM32 L0x Series. April
Introducing STM32 L0x Series April 2014 www.emcu.it 20- to 80pins 20- to 100pins 48- to 144pins Memory size (Bytes) ST s Ultra-low-power Continuum (1/2) 2 512K 256K 192K STM32L0 Cortex TM -M0+ STM32L1
More informationProduct Technical Brief S3C2413 Rev 2.2, Apr. 2006
Product Technical Brief Rev 2.2, Apr. 2006 Overview SAMSUNG's is a Derivative product of S3C2410A. is designed to provide hand-held devices and general applications with cost-effective, low-power, and
More information1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola
1. Microprocessor Architectures 1.1 Intel 1.2 Motorola 1.1 Intel The Early Intel Microprocessors The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device
More informationAgenda. ARM Core Data Flow Model Registers Program Status Register Pipeline Exceptions Core Extensions ARM Architecture Revision
Agenda ARM Processor ARM Core Data Flow Model Registers Program Status Register Pipeline Exceptions Core Extensions ARM Architecture Revision www.clabsys.com ARM Core Data Flow Model Registers ARM has
More informationEmbedded Systems: Architecture
Embedded Systems: Architecture Jinkyu Jeong (Jinkyu@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu ICE3028: Embedded Systems Design, Fall 2018, Jinkyu Jeong (jinkyu@skku.edu)
More informationRenesas Synergy MCUs Build a Foundation for Groundbreaking Integrated Embedded Platform Development
Renesas Synergy MCUs Build a Foundation for Groundbreaking Integrated Embedded Platform Development New Family of Microcontrollers Combine Scalability and Power Efficiency with Extensive Peripheral Capabilities
More informationSoC Platforms and CPU Cores
SoC Platforms and CPU Cores COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University
More informationLow Power System Design Using Atmel ARM Cortex -based Products Copyright Atmel Corporation
Low Power System Design Using Atmel ARM Cortex -based Products 1 2012 Copyright Atmel Corporation Low Power System What s driving low power system? System power buget constrain Long battery life Specification
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationSTM32 Journal. In this Issue:
Volume 1, Issue 2 In this Issue: Bringing 32-bit Performance to 8- and 16-bit Applications Developing High-Quality Audio for Consumer Electronics Applications Bringing Floating-Point Performance and Precision
More informationSamsung S3C4510B. Hsung-Pin Chang Department of Computer Science National Chung Hsing University
Samsung S3C4510B Hsung-Pin Chang Department of Computer Science National Chung Hsing University S3C4510B A 16/32-bit RISC microcontroller is a cost-effective, highperformance microcontroller 16/32-bit
More informationInterconnects, Memory, GPIO
Interconnects, Memory, GPIO Dr. Francesco Conti f.conti@unibo.it Slide contributions adapted from STMicroelectronics and from Dr. Michele Magno, others Processor vs. MCU Pipeline Harvard architecture Separate
More informationSTM32F7 series ARM Cortex -M7 powered Releasing your creativity
STM32F7 series ARM Cortex -M7 powered Releasing your creativity STM32 high performance Very high performance 32-bit MCU with DSP and FPU The STM32F7 with its ARM Cortex -M7 core is the smartest MCU and
More informationDiploma in Embedded Systems
Diploma in Embedded Systems Duration: 5 Months[5 days a week,3 hours a day, Total 300 hours] Module 1: 8051 Microcontroller in Assemble Language Characteristics of Embedded System Overview of 8051 Family
More informationacret Ameya Centre for Robotics & Embedded Technology Syllabus for Diploma in Embedded Systems (Total Eight Modules-4 Months -320 Hrs.
acret Ameya Centre for Robotics & Embedded Technology Syllabus for Diploma in Embedded Systems (Total Eight Modules-4 Months -320 Hrs.) Module 0 Introduction Introduction to Embedded Systems, Real Time
More informationVIII. DSP Processors. Digital Signal Processing 8 December 24, 2009
Digital Signal Processing 8 December 24, 2009 VIII. DSP Processors 2007 Syllabus: Introduction to programmable DSPs: Multiplier and Multiplier-Accumulator (MAC), Modified bus structures and memory access
More informationFIFTH SEMESTER DIPLOMA EXAMINATION IN ENGINEERING/ TECHNOLOGY-MARCH 2014 EMBEDDED SYSTEMS (Common for CT,CM) [Time: 3 hours] (Maximum marks : 100)
(Revision-10) FIFTH SEMESTER DIPLOMA EXAMINATION IN ENGINEERING/ TECHNOLOGY-MARCH 2014 EMBEDDED SYSTEMS (Common for CT,CM) [Time: 3 hours] (Maximum marks : 100) PART-A (Maximum marks : 10) I. Answer all
More informationUniversität Dortmund. ARM Architecture
ARM Architecture The RISC Philosophy Original RISC design (e.g. MIPS) aims for high performance through o reduced number of instruction classes o large general-purpose register set o load-store architecture
More informationELC4438: Embedded System Design Embedded Processor
ELC4438: Embedded System Design Embedded Processor Liang Dong Electrical and Computer Engineering Baylor University 1. Processor Architecture General PC Von Neumann Architecture a.k.a. Princeton Architecture
More information5. ARM 기반모니터프로그램사용. Embedded Processors. DE1-SoC 보드 (IntelFPGA) Application Processors. Development of the ARM Architecture.
Embedded Processors 5. ARM 기반모니터프로그램사용 DE1-SoC 보드 (IntelFPGA) 2 Application Processors Development of the ARM Architecture v4 v5 v6 v7 Halfword and signed halfword / byte support System mode Thumb instruction
More informationARDUINO MEGA INTRODUCTION
ARDUINO MEGA INTRODUCTION The Arduino MEGA 2560 is designed for projects that require more I/O llines, more sketch memory and more RAM. With 54 digital I/O pins, 16 analog inputs so it is suitable for
More informationClock and Fuses. Prof. Prabhat Ranjan Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar
Clock and Fuses Prof. Prabhat Ranjan Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar Reference WHY YOU NEED A CLOCK SOURCE - COLIN O FLYNN avrfreaks.net http://en.wikibooks.org/wiki/atmel_avr
More informationSTM32F3. Cuauhtémoc Carbajal ITESM CEM 12/08/2013
STM32F3 Cuauhtémoc Carbajal ITESM CEM 12/08/2013 1 STM32 Portfolio 2 32 bit/dsc Applications A typical embedded system with both control and signal processing requirements Digital Signal Controllers efficient
More informationSTM32F7 series ARM Cortex -M7 powered Releasing your creativity
STM32F7 series ARM Cortex -M7 powered Releasing your creativity STM32 high performance Very high performance 32-bit MCU with DSP and FPU The STM32F7 with its ARM Cortex -M7 core is the smartest MCU and
More informationAT-501 Cortex-A5 System On Module Product Brief
AT-501 Cortex-A5 System On Module Product Brief 1. Scope The following document provides a brief description of the AT-501 System on Module (SOM) its features and ordering options. For more details please
More informationComputer and Hardware Architecture I. Benny Thörnberg Associate Professor in Electronics
Computer and Hardware Architecture I Benny Thörnberg Associate Professor in Electronics Hardware architecture Computer architecture The functionality of a modern computer is so complex that no human can
More informationXynergy It really makes the difference!
Xynergy It really makes the difference! STM32F217 meets XILINX Spartan-6 Why Xynergy? Very easy: There is a clear Synergy achieved by combining the last generation of the most popular ARM Cortex-M3 implementation
More informationAdvanced Microcontrollers Grzegorz Budzyń Extras: STM32F4Discovery
Advanced Microcontrollers Grzegorz Budzyń Extras: STM32F4Discovery Plan STM32F4Discovery module STM32F407 description STM32F4Discovery STM32F4Discovery Easily availble(farnell), cheap(~15 EUR) and powerful
More informationCortex-A9 MPCore Software Development
Cortex-A9 MPCore Software Development Course Description Cortex-A9 MPCore software development is a 4 days ARM official course. The course goes into great depth and provides all necessary know-how to develop
More informationSystems Architecture The ARM Processor
Systems Architecture The ARM Processor The ARM Processor p. 1/14 The ARM Processor ARM: Advanced RISC Machine First developed in 1983 by Acorn Computers ARM Ltd was formed in 1988 to continue development
More informationELC4438: Embedded System Design ARM Embedded Processor
ELC4438: Embedded System Design ARM Embedded Processor Liang Dong Electrical and Computer Engineering Baylor University Intro to ARM Embedded Processor (UK 1990) Advanced RISC Machines (ARM) Holding Produce
More informationARM Cortex-M4 Architecture and Instruction Set 1: Architecture Overview
ARM Cortex-M4 Architecture and Instruction Set 1: Architecture Overview M J Brockway January 25, 2016 UM10562 All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All
More informationRZ Embedded Microprocessors
Next Generation HMI Solutions RZ Embedded Microprocessors www.renesas.eu 2013.11 The RZ Family Embedded Microprocessors The RZ is a new family of embedded microprocessors that retains the ease-of-use of
More informationNXP Unveils Its First ARM Cortex -M4 Based Controller Family
NXP s LPC4300 MCU with Coprocessor: NXP Unveils Its First ARM Cortex -M4 Based Controller Family By Frank Riemenschneider, Editor, Electronik Magazine At the Electronica trade show last fall in Munich,
More informationARM Processor Fundamentals
ARM Processor Fundamentals Minsoo Ryu Department of Computer Science and Engineering Hanyang University msryu@hanyang.ac.kr Topics Covered ARM Processor Fundamentals ARM Core Dataflow Model Registers and
More informationARM Processors ARM ISA. ARM 1 in 1985 By 2001, more than 1 billion ARM processors shipped Widely used in many successful 32-bit embedded systems
ARM Processors ARM Microprocessor 1 ARM 1 in 1985 By 2001, more than 1 billion ARM processors shipped Widely used in many successful 32-bit embedded systems stems 1 2 ARM Design Philosophy hl h Low power
More informationThe ARM Cortex-M0 Processor Architecture Part-1
The ARM Cortex-M0 Processor Architecture Part-1 1 Module Syllabus ARM Architectures and Processors What is ARM Architecture ARM Processors Families ARM Cortex-M Series Family Cortex-M0 Processor ARM Processor
More informationCS 310 Embedded Computer Systems CPUS. Seungryoul Maeng
1 EMBEDDED SYSTEM HW CPUS Seungryoul Maeng 2 CPUs Types of Processors CPU Performance Instruction Sets Processors used in ES 3 Processors used in ES 4 Processors used in Embedded Systems RISC type ARM
More informationSTM32L4+ MCU series Excellence in ultra-low-power with more performance
STM32L4+ MCU series Excellence in ultra-low-power with more performance Key messages of STM32 L4+ series 2 + More performance and still ULP leader ST has stretched the STM32L4 architecture to reach 150
More informationMicrocontroller: CPU and Memory
Microcontroller: CPU and Memory Amarjeet Singh January 15, 2013 Partly adopted from EE202A, UCLA Slides by Mani Srivastava Logistics Programming EVK1100 Guidelines for programming using AVR32 Studio on
More informationARM CORTEX-R52. Target Audience: Engineers and technicians who develop SoCs and systems based on the ARM Cortex-R52 architecture.
ARM CORTEX-R52 Course Family: ARMv8-R Cortex-R CPU Target Audience: Engineers and technicians who develop SoCs and systems based on the ARM Cortex-R52 architecture. Duration: 4 days Prerequisites and related
More informationECE 1160/2160 Embedded Systems Design. Midterm Review. Wei Gao. ECE 1160/2160 Embedded Systems Design
ECE 1160/2160 Embedded Systems Design Midterm Review Wei Gao ECE 1160/2160 Embedded Systems Design 1 Midterm Exam When: next Monday (10/16) 4:30-5:45pm Where: Benedum G26 15% of your final grade What about:
More informationA Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor Andreas Olofsson PEGPUM 2013 1 Adapteva Achieves 3 World Firsts 1. First processor company to reach 50 GFLOPS/W 3. First semiconductor company
More informationSTM8L and STM32 L1 series. Ultra-low-power platform
STM8L and STM32 L1 series Ultra-low-power platform 8-bit and 32-bit MCU families 2 Flash (bytes) 2 M 1 M 128 K 16 K 8-bit Core STM8S Mainstream STM8A F and STM8AL Automotive STM8L Ultra-low-power 32-bit
More informationsystems such as Linux (real time application interface Linux included). The unified 32-
1.0 INTRODUCTION The TC1130 is a highly integrated controller combining a Memory Management Unit (MMU) and a Floating Point Unit (FPU) on one chip. Thanks to the MMU, this member of the 32-bit TriCoreTM
More informationChoosing a Micro for an Embedded System Application
Choosing a Micro for an Embedded System Application Dr. Manuel Jiménez DSP Slides: Luis Francisco UPRM - Spring 2010 Outline MCU Vs. CPU Vs. DSP Selection Factors Embedded Peripherals Sample Architectures
More informationThe ARM Architecture. Outline. History. Introduction. Seng Lin Shee 20 th May 2004
Outline The ARM Architecture Seng Lin Shee 20 th May 2004 Introduction / History ARM architecture Interesting ARM ISA Features OS support exceptions ISA Extensions Thumb Jazelle DSP Instructions Architecture
More informationEMAC SoM Presentation.
EMAC SoM Presentation www.emacinc.com www.emacinc.com/som System on Module System on Module (SoM) is an alternative to Single Board Computers for Embedded Systems offering a more flexible & contoured solution.
More informationGetting Started With the Stellaris EK-LM4F120XL LaunchPad Workshop. Version 1.05
Getting Started With the Stellaris EK-LM4F120XL LaunchPad Workshop Version 1.05 Agenda Introduction to ARM Cortex Cortex -M4F M4F and Peripherals Code Composer Studio Introduction to StellarisWare, I iti
More informationEMAC SoM Presentation
EMAC SoM Presentation www.emacinc.com www.emacinc emacinc.com/.com/som System on Module System on Module (SoM( SoM) ) is an alternative to Single Board Computers for Embedded Systems offering a more flexible
More informationAdvanced Microcontrollers Grzegorz Budzyń Lecture. 1: Introduction
Advanced Microcontrollers Grzegorz Budzyń Lecture 1: Introduction Plan Introduction Course requirements Workplan for thesemester Firstlecture Basic definitions, Microcontroller, Microprocessor Introduction
More informationEE 308: Microcontrollers
EE 308: Microcontrollers AVR Architecture Aly El-Osery Electrical Engineering Department New Mexico Institute of Mining and Technology Socorro, New Mexico, USA January 23, 2018 Aly El-Osery (NMT) EE 308:
More informationEmbedded Operating Systems. Unit I and Unit II
Embedded Operating Systems Unit I and Unit II Syllabus Unit I Operating System Concepts Real-Time Tasks and Types Types of Real-Time Systems Real-Time Operating Systems UNIT I Operating System Manager:
More informationKey Benefits. SAM S70 and E70 Devices
Atmel Unleashes Highest-Performing ARM Cortex-M7-based MCUs with Superior Memory Architecture and Connectivity for Automotive, IoT and Industrial Markets On January 6 th Atmel will announce the world s
More informationIntroduction to Sitara AM437x Processors
Introduction to Sitara AM437x Processors AM437x: Highly integrated, scalable platform with enhanced industrial communications and security AM4376 AM4378 Software Key Features AM4372 AM4377 High-performance
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 12 Processor Structure and Function
William Stallings Computer Organization and Architecture 8 th Edition Chapter 12 Processor Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data
More informationArduino Uno R3 INTRODUCTION
Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running
More informationQUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture
UNIT-I 1. Write the basic functional units of computer? (Nov/Dec 2014) 2. What is a bus? What are the different buses in a CPU? 3. Define multiprogramming? 4.List the basic functional units of a computer?
More informationT he key to building a presence in a new market
Renesas Synergy MCUs Build Foundation for Groundbreaking Integrated Hardware/ Software Platform New family of microcontrollers combines scalability, power efficiency with extensive peripheral capabilities
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 7 September 2018 Announcements Reminder: The class notes are posted to the website. HW#1 will
More informationCortex-R5 Software Development
Cortex-R5 Software Development Course Description Cortex-R5 software development is a three days ARM official course. The course goes into great depth, and provides all necessary know-how to develop software
More informationARM Architecture and Assembly Programming Intro
ARM Architecture and Assembly Programming Intro Instructors: Dr. Phillip Jones http://class.ece.iastate.edu/cpre288 1 Announcements HW9: Due Sunday 11/5 (midnight) Lab 9: object detection lab Give TAs
More information