The 8237 DMA Controller: -

Size: px
Start display at page:

Download "The 8237 DMA Controller: -"

Transcription

1 The 8237 DMA Controller: - The 8237 is the LSI controller IC that is widely used to implement the direct memory access (DMA) function in 8088 and 8086 based microcomputer systems. It is available in 40-pin DIP. DMA capability permits devices, such as peripherals, to perform high-speed data transfers between either two sections of memory or between memory and I/O device. DMA controller instead of MPU performs bus cycles related to DMA transfer. A single 8237 can support up to four peripheral devices for DMA operation. The 8237 is capable of DMA transfers at rates of up to.6 M bytes per second. Each channel is capable of addressing a full 64 Kbytes section of memory and can transfer up to 64 Kbytes with a single programming. Pin Functions: - CLK Clock CS Chip Select RESET Reset READY Wait states are caused when 0 HLDA Hold Acknowledge DREQ 3 -DREQ 0 DMA request inputs DB 7 -DB 0 Data bus IOR I/O read IOW I/O write EOP End-of-process A 3 -A 0 These address pins selects an internal register A 7 -A 4 These address pins are outputs HRQ Hold request (output), connects to the HOLD input of microprocessor DACK 3 -DACK 0 DMA Channel Acknowledge (outputs), acknowledge a channel DMA request AEN Address enable signal enables the address latch connected to DB 7 -DB 0 pins ADSTB Address strobe functions as ALE MEMR Memory read is an output control signal MEMW Memory write is an output control signal

2 Internal Registers: - Name Size Number Base Address Registers (BAR) 6 bits 4 Base Word Count Registers (BWCR) 6 bits 4 Current Address Registers (CAR) 6 bits 4 Current Word Count Registers (CWCR) 6 bits 4 Temporary Address Register 6 bits Temporary Word Count Register 6 bits Status Register 8 bits Command Register 8 bits Temporary Register 8 bits Mode Registers 6 bits 4 Mask Register 4 bits Request Register 4 bits Accessing the Registers of the 8237A: - Channel(s) Register Operation I/O address Internal relative to FF the base 0 Base and current address Write 0 0 Current address Read 0 0 Base and current count Write 0 Current count Read 0 Base and current address Write 2 0 Current address Read 2 0 Data bus

3 Base and current count Write 3 0 Current count Read Base and current address Write 4 0 Current address Read 4 0 Base and current count Write 5 0 Current count Read Base and current address Write 6 0 Current address Read 6 0 Base and current count Write 7 0 Current count Read 7 0 All Command register Write 8 X All Status register Read 8 X All Request register Write 9 X All Mask register Write A X All Mode register Write B X All Temporary register Read B X All Clear internal FF Write C X All Master clear Write D X All Clear mask register Write E X All Mask register Write F X

4 Each DMA channel has two address registers: BAR: it holds the starting address for the DMA operation. CAR: it contains the address of the next storage location to be accessed. Writing a value to the BAR automatically loads the same value into the CAR. Therefore, initially the CAR points to the starting I/O or memory address. Each DMA channel has two word count registers: BWCR: The number of bytes of data that are to be transferred during a DMA operation is specified by the value of this register. CWCR: At any time during the DMA cycle, the value in this register tells how many bytes remain to be transferred. The number of bytes transferred is always one more than the value programmed into the BWCR. This is because the end of a DMA cycle is detected by the rollover of the current word count from 0000h to FFFFh. Command Register: It is an 8-bit register. The bits in this register used to control the operating modes that apply to all channels of the DMA controller. Mode Registers: There is a separate mode register for each of the four DMA channels and that they are each 6 bits in length. There bits are used to select various operational features for the individual DMA channels. Request Register: It is used to request a DMA transfer in block mode via software. This is very useful in memory-to-memory transfer where an external signal is not available to begin the DMA transfer. Mask Register: It is a 4-bit register. One bit is provided in this register for each of the DMA channels. When a mask bit is set, the DREQ input for the corresponding channel is disabled. Therefore, hardware requests to the channel are ignored. On the other hand, if the mask bit is cleared, the DREQ input is enabled and its channel can be activated by an external device. Status Register: It is an 8-bit register. It shows the status of each DMA channel. TC means Terminal Count. Whenever the terminal count is reached, the DMA transfer is terminated for most modes of operation. The request bits indicate if the DREQ input for a given channel is active.

5 Temporary Register: It is used to store data temporarily when memory-to-memory DMA transfer occurs. Software Commands: - Three software commands are used to control the operation of the These commands do not have a binary pattern, as do the various control registers within the A simple output to the correct port number enables the software command. The function of the software commands are explained in the following list:. Clear the first/last flip-flop: Clears the first/last (F/L) flip-flop within the The F/L flip-flop selects which byte (low or high order) is read/written in the current address and current count registers. If F/L = 0, the low order byte is selected, If F/L =, the high order byte is selected. Any read or write to the address or count register automatically toggles the F/L flip-flop. 2. Master clear: Acts exactly the same as the RESET signal to the As with the reset signal, this command disables all channels. 3. Clear mask register: Enables all four DMA channels. Programming the Address and Count Registers: - There are four steps required to perform the 8237:. the F/L flip-flop is cleared using a clear F/L command. 2. the channel is disabled. 3. the LSB and then MSB of the address are programmed, and 4. the LSB and MSB of the count are programmed. Once these four operations are performed, the channel is programmed and ready to use. Additional programming is required to select the mode of operation before the channel is enabled and started.

6 DMA Interface for 8088 using 8237A: - I/O devices request DMA service by activating one of the 8237A s DMA request inputs, DREQ0 through DREQ3. When the 8237A receives a valid DMA request on one these lines, it sends a hold request to the HOLD input of the 8088 by setting the HRQ output to logic. After the 8088 gives up control of the system buses, it acknowledges by switching its HLDA output to the logic level. DMA controller receives this signal on its HLDA input, which means system buses are available for DMA transfer. DMA control signals to the device that is requesting service by activating its DMA acknowledge (DACK) line. AEN signal is used to put the data bus lines of microprocessor in high impedance state by applying logic at HOLD. If multiple requests for DMA service are received by the 8237A, they are accepted on a priority basis. One of two priority schemes can be selected for the 8237A under software control. They are called: Fixed priority. Rotating priority. The fixed priority mode assigns priority to the channels in descending numeric order. That is, channel 0 has the highest priority and channel 3 has the lowest priority.

Chapter 13 Direct Memory Access and DMA-Controlled I/O

Chapter 13 Direct Memory Access and DMA-Controlled I/O Chapter 13 Direct Memory Access and DMA-Controlled I/O The DMA I/O technique provides direct access to the memory while the microprocessor is temporarily disabled This allows data to be transferred between

More information

SNJB College of Engineering Department of Computer Engineering

SNJB College of Engineering Department of Computer Engineering 1. 8237 contains three basic blocks of its operational logic. a. Timing block b. Control block c. Program command control block d. All of d above 2. Which block generates the internal timings and external

More information

Unit DMA CONTROLLER 8257

Unit DMA CONTROLLER 8257 DMA CONTROLLER 8257 In microprocessor based system, data transfer can be controlled by either software or hardware. To transfer data microprocessor has to do the following tasks: Fetch the instruction

More information

UNIT-IV. The semiconductor memories are organized as two-dimensional arrays of memory locations.

UNIT-IV. The semiconductor memories are organized as two-dimensional arrays of memory locations. UNIT-IV MEMORY INTERFACING WITH 8086: The semi conductor memories are of two types: Static RAM Dynamic RAM The semiconductor memories are organized as two-dimensional arrays of memory locations. For Ex:

More information

DATASHEET 82C37A. Features. CMOS High PerformanceProgrammable DMA Controller. FN2967 Rev 4.00 Page 1 of 26. October 2, FN2967 Rev 4.

DATASHEET 82C37A. Features. CMOS High PerformanceProgrammable DMA Controller. FN2967 Rev 4.00 Page 1 of 26. October 2, FN2967 Rev 4. DATASHEET 82C37A CMOS High PerformanceProgrammable DMA Controller The 82C37A is an enhanced version of the industry standard 8237A Direct Memory Access (DMA) controller, fabricated using Intersil s advanced

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Lecture 12 DRAM, DMA Year 3 CS Academic year 2017/2018 1 st semester Lecturer: Radu Danescu The DRAM memory cell X- voltage on Cs; Cs ~ 25fF Write: Cs is charged or discharged

More information

AE66/AC66/AT66/ AE108/AC108/AT108 MICROPROCESSORS & MICROCONTROLLERS

AE66/AC66/AT66/ AE108/AC108/AT108 MICROPROCESSORS & MICROCONTROLLERS Q.2 a. Draw pin diagram and signal group diagram of 8085 microprocessor. (8) b. List out the various categories of the 8085 instructions. Give examples of the instructions for each group. (8) Data transfer

More information

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085. (1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic

More information

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit

More information

Introduction. Description of the BUS. PC KITS-tutorial page (ISA BUS) Pagina 1 di 5

Introduction. Description of the BUS. PC KITS-tutorial page (ISA BUS) Pagina 1 di 5 PC KITS-tutorial page (ISA BUS) Pagina 1 di 5 Introduction. The serial port enables to the electronic designer to communicate a PC with devices that supports the RS-232 standard. On the other hand, the

More information

QUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks)

QUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks) QUESTION BANK EE 6502 / Microprocessor and Microcontroller Unit I- 8085 Processor PART-A (2-Marks) YEAR/SEM : III/V 1. What is meant by Level triggered interrupt? Which are the interrupts in 8085 level

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Year III Computer Science 1-st Semester Lecture 11: I/O transfer with x86 I/O Transfer I/O Instructions We discussed IN, OUT, INS and OUTS as instructions for the transfer of

More information

Instructions Involve a Segment Register (SR-field)

Instructions Involve a Segment Register (SR-field) BYTE 1 = 11000111 2 = C7 16 BYTE 2 = (MOD)000(R/M) = 100000112 = 83 16 BYTE 3 = 34 16 and BYTE 4 = 12 16 BYTE 5 = CD 16 and BYTE 6 = AB 16 The machine code for the instruction is: MOV [BP+DI+1234H], 0ABCDH

More information

Unit-IV Peripheral Interfacing S.Sayeekumar, AP/RMDEEE

Unit-IV Peripheral Interfacing S.Sayeekumar, AP/RMDEEE Unit-IV Peripheral Interfacing S.Sayeekumar, AP/RMDEEE 8251 The 8251A is a programmable serial communication interface chip designed for synchronous and asynchronous serial data communication. It supports

More information

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5. DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in

More information

Topics. Interfacing chips

Topics. Interfacing chips 8086 Interfacing ICs 2 Topics Interfacing chips Programmable Communication Interface PCI (8251) Programmable Interval Timer (8253) Programmable Peripheral Interfacing - PPI (8255) Programmable DMA controller

More information

Chapter TEN. Memory and Memory Interfacing

Chapter TEN. Memory and Memory Interfacing Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity

More information

Overview of Intel 80x86 µp

Overview of Intel 80x86 µp CE444 ١ ٢ 8088/808 µp and Supporting Chips Overview of Intel 80x8 µp ٢ ١ 8088/808 µp ٣ Both are mostly the same with small differences. Both are of bit internal Data bus Both have 0 bit address bus Capable

More information

INTERFACING INTERFACING. Richa Upadhyay Prabhu. February 29, 2016

INTERFACING INTERFACING. Richa Upadhyay Prabhu. February 29, 2016 INTERFACING Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu February 29, 2016 DMA ; Direct Memory Access Controller (8257) Introduction Can I/O have direct access to memory? Introduction

More information

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly. Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale

More information

Microprocessor & Interfacing Lecture DMA Controller--1

Microprocessor & Interfacing Lecture DMA Controller--1 Microprocessor & Interfacing Lecture 26 8237 DMA Controller--1 E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E R I N G Contents Introduction Features Basic Process of DMA

More information

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of

More information

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes

More information

Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface

Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Figure 1-5 Intel Corporation s 8086 Microprocessor. The 8086, announced in 1978, was the first 16-bit microprocessor

More information

Lecture Note On Microprocessor and Microcontroller Theory and Applications

Lecture Note On Microprocessor and Microcontroller Theory and Applications Lecture Note On Microprocessor and Microcontroller Theory and Applications MODULE: 1 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip

More information

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address

More information

History and Basic Processor Architecture

History and Basic Processor Architecture History and Basic Processor Architecture History of Computers Module 1 Section 1 What Is a Computer? An electronic machine, operating under the control of instructions stored in its own memory, that can

More information

Design of DMA Controller Using VHDL

Design of DMA Controller Using VHDL Design of DMA Controller Using VHDL Rashmi mishra 1, Rupal chauhan 2, Garima arora 3 1, 2 Department of Electronics & Communication BE (VII SEM) Takshshila Institute of Engineering & Technology, Jabalpur,

More information

Basics of Microprocessor

Basics of Microprocessor Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured

More information

SIPS - Group. Technical Description May AT96 Bus Specification V 1.1

SIPS - Group. Technical Description May AT96 Bus Specification V 1.1 SIPS - Group Technical Description May 1995 AT96 Bus Specification V 1.1 o:\text\normen\at96bus1.doc Contents 1. Notation...3 2. AT96 Overview...4 2. 1 General...4 2. 2 Recommendations...4 3. Signal Description...5

More information

This set of Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on PIO 8255 (Programmable Input Output Port).

This set of Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on PIO 8255 (Programmable Input Output Port). This set of Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on PIO 8255 (Programmable Input Output Port). 1. Programmable peripheral input-output port is other name for a) serial input-output

More information

SIPS - Group. Technical Description May ISA96 Bus Specification V 1.0

SIPS - Group. Technical Description May ISA96 Bus Specification V 1.0 SIPS - Group Technical Description May 1995 ISA96 Bus Specification V 1.0 o:\text\normen\isa96bu1.doc SIPS - Group Specification ISA96-Bus page 1 Contents 1. Notation...3 2. ISA96 Overview...4 2. 1 General...4

More information

EE414 Embedded Systems. Ch 6. Interfacing. Part 4/4: DMA & Arbitration

EE414 Embedded Systems. Ch 6. Interfacing. Part 4/4: DMA & Arbitration EE414 Embedded Systems Ch 6. Interfacing Part 4/4: DMA & Arbitration Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview Part D. DMA and Arbitration

More information

Chapter 1: Basics of Microprocessor [08 M]

Chapter 1: Basics of Microprocessor [08 M] Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)

More information

These three counters can be programmed for either binary or BCD count.

These three counters can be programmed for either binary or BCD count. S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.

More information

Design and Implementation of Generic DMA using Vhdl

Design and Implementation of Generic DMA using Vhdl International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2016 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Anil

More information

INTERFACING INTERFACING. Richa Upadhyay Prabhu. NMIMS s MPSTME February 25, 2016

INTERFACING INTERFACING. Richa Upadhyay Prabhu. NMIMS s MPSTME February 25, 2016 INTERFACING Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu February 25, 2016 8255: Programmable Peripheral Interface or Programmable Input output Device Introduction METHODS OF DATA TRANSFER

More information

1. Internal Architecture of 8085 Microprocessor

1. Internal Architecture of 8085 Microprocessor 1. Internal Architecture of 8085 Microprocessor Control Unit Generates signals within up to carry out the instruction, which has been decoded. In reality causes certain connections between blocks of the

More information

The advantages of registers over memory locations are as follows:

The advantages of registers over memory locations are as follows: Q.2 a. In a microprocessor, what is the use of a register? What are the advantages & disadvantages of using registers over a memory location? What is the speciality of register A (accumulator) over other

More information

Architecture of 8085 microprocessor

Architecture of 8085 microprocessor Architecture of 8085 microprocessor 8085 consists of various units and each unit performs its own functions. The various units of a microprocessor are listed below Accumulator Arithmetic and logic Unit

More information

Pin Description, Status & Control Signals of 8085 Microprocessor

Pin Description, Status & Control Signals of 8085 Microprocessor Pin Description, Status & Control Signals of 8085 Microprocessor 1 Intel 8085 CPU Block Diagram 2 The 8085 Block Diagram Registers hold temporary data. Instruction register (IR) holds the currently executing

More information

ROEVER ENGINEERING COLLEGE

ROEVER ENGINEERING COLLEGE ROEVER ENGINEERING COLLEGE ELAMBALUR, PERAMBALUR- 621 212 DEPARTMENT OF INFORMATION TECHNOLOGY MICROPROCESSOR & MICROCONTROLLER 2 marks questions andanswers Unit I 1. Define microprocessor? A microprocessor

More information

Lecture-55 System Interface:

Lecture-55 System Interface: Lecture-55 System Interface: To interface 8253 with 8085A processor, CS signal is to be generated. Whenever CS =0, chip is selected and depending upon A 1 and A 0 one of the internal registers is selected

More information

Features: 3 8-bit IO ports PA, PB, PC. PA can be set for Modes 0, 1, 2. PB for 0,1 and PC for mode 0 and for BSR. Modes 1 and 2 are interrupt driven.

Features: 3 8-bit IO ports PA, PB, PC. PA can be set for Modes 0, 1, 2. PB for 0,1 and PC for mode 0 and for BSR. Modes 1 and 2 are interrupt driven. Features: 3 8-bit IO ports PA, PB, PC PA can be set for Modes, 1, 2. PB for,1 and PC for mode and for BSR. Modes 1 and 2 are interrupt driven. PC has 2 4-bit parts: PC upper (PCU) and PC lower (PCL), each

More information

Chapter ELEVEN 8255 I/O PROGRAMMING

Chapter ELEVEN 8255 I/O PROGRAMMING Chapter ELEVEN 8255 I/O PROGRAMMING OBJECTIVES this chapter enables the student to: Code Assembly language instructions to read and write data to and from I/O ports. Diagram the design of peripheral I/O

More information

UNIT - II PERIPHERAL INTERFACING WITH 8085

UNIT - II PERIPHERAL INTERFACING WITH 8085 UNIT - II PERIPHERAL INTERFACING WITH 8085 Peripheral Interfacing is considered to be a main part of Microprocessor, as it is the only way to interact with the external world. The interfacing happens with

More information

isplever Multi-Channel DMA Controller User s Guide February 2006 ipug11_04.0

isplever Multi-Channel DMA Controller User s Guide February 2006 ipug11_04.0 isplever TM CORE Multi-Channel DMA Controller User s Guide February 2006 ipug11_04.0 Introduction The Multi-Channel Direct Memory Access (MCDMA) Controller is designed to improve microprocessor system

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks) MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT IV I/O INTERFACING PART A (2 Marks) 1. Name the three modes used by the DMA processor to transfer data? [NOV/DEC 2006] Signal transfer mode (cycling

More information

9. PERIPHERAL CHIPS 9a

9. PERIPHERAL CHIPS 9a 9. PERIPHERAL CHIPS 9a 8255: Programmable Peripheral Interface. Draw the pin diagram of PPI 8255. Ans. The pin diagram of 8255 is shown in Fig. 9a. PA 3 4 PA 4 PA2 2 39 PA 5 PA 3 38 PA 6 PA 4 37 PA7 RD

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks)

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks) MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT I THE 8085 & 8086 MICROPROCESSORS PART A (2 Marks) 1. Give the significance of SIM and RIM instruction available in 8085. [NOV/DEC 2006] Instruction

More information

MICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output

MICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output 8085 SATISH CHANDRA What is a Microprocessor? The word comes from the combination micro and processor. Processor means a device that processes whatever. In this context, processor means a device that processes

More information

I/O Design. Input / Output Instructions. Engineering 4862 Microprocessors. Lecture 23. Cheng Li

I/O Design. Input / Output Instructions. Engineering 4862 Microprocessors. Lecture 23. Cheng Li Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012 licheng@engr.mun.ca I/O Design When designing an I/O port, ensure that the port is only active when selected by the microprocessor Use latches

More information

Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS

Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS OBJECTIVES this chapter enables the student to: State the function of the pins of the 8088. List the functions of the 8088 data, address, and control

More information

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Microprocessors and Microcontrollers. Answer ONE question from each unit.

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Microprocessors and Microcontrollers. Answer ONE question from each unit. Hall Ticket Number: 14 CS/IT 503 November, 2017 Fifth Semester Time: Three Hours Answer Question No.1 compulsorily. Answer ONE question from each unit. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION

More information

EC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure

EC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure EC 6504 Microprocessor and Microcontroller Unit II 8086 System Bus Structure Syllabus: 8086 Signals Basic Configurations System bus timing System Design using 8086 IO Programming Introduction to multiprogramming

More information

8/26/2010. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to Three Units of 8085

8/26/2010. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to Three Units of 8085 BLOCK DIAGRAM OF INTEL 8085 GURSHARAN SINGH TATLA Introduction to 8085 It was introduced in 1977. It is 8-bit microprocessor. Its actual name is 8085 A. It is single NMOS device. It contains 6200 transistors

More information

Computer Organization ECE514. Chapter 5 Input/Output (9hrs)

Computer Organization ECE514. Chapter 5 Input/Output (9hrs) Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge

More information

Microprocessor Architecture

Microprocessor Architecture Microprocessor - 8085 Architecture 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration

More information

12-Dec-11. Gursharan Singh Maninder Kaur. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to 8085

12-Dec-11. Gursharan Singh Maninder Kaur. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to 8085 mailme@gursharansingh.in BLOCK DIAGRAM OF INTEL 8085 mailme@maninderkaur.in Introduction to 8085 It was introduced in 1977. It is 8-bit microprocessor. Its actual name is 8085 A. It is single NMOS device.

More information

UNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors

UNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors OVERVIEW UNIT II Introduction to 8086 microprocessors Architecture of 8086 processors Register Organization of 8086 Memory Segmentation of 8086 Pin Diagram of 8086 Timing Diagrams for 8086 Interrupts of

More information

8088,80286 MICROPROCESSORS AND ISA BUS

8088,80286 MICROPROCESSORS AND ISA BUS 8088,80286 MICROPROCESSORS AND ISA BUS OBJECTIVES this chapter enables the student to: State the function of the pins of the 8088. List the functions of the 8088 data, address, and control buses. State

More information

Microprocessor s. Address Bus. External Buses. Interfacing CPU with external word. We classify the CPU interfacing signals in three functional buses:

Microprocessor s. Address Bus. External Buses. Interfacing CPU with external word. We classify the CPU interfacing signals in three functional buses: Interfacing CPU with external word s interfacing signals bus bus Power supply lines a d Typical Bus arbitration Status Bus control Interrupts control Control bus Clock signal Miscellaneous External Buses

More information

CHAPTER: 3 PROGRAMMABLE PERIPHERAL INTERFACE & ELECTROMECHANICAL DEVICES INTERFACING

CHAPTER: 3 PROGRAMMABLE PERIPHERAL INTERFACE & ELECTROMECHANICAL DEVICES INTERFACING CHAPTER: 3 1 PROGRAMMABLE PERIPHERAL INTERFACE & ELECTROMECHANICAL DEVICES INTERFACING Introduction to 8255 PPI 2 The Intel 8255A is a high-performance, general purpose programmable I/O device is designed

More information

Pin diagram Common SignalS Architecture: Sub: 8086 HARDWARE

Pin diagram Common SignalS Architecture: Sub: 8086 HARDWARE 1 CHAPTER 6 HARDWARE ARCHITECTURE OF 8086 8086 Architecture: 6.1 8086 Pin diagram 8086 is a 40 pin DIP using CHMOS technology. It has 2 GND s as circuit complexity demands a large amount of current flowing

More information

DE60/DC68 MICROPROCESSORS & MICROCONTROLLERS JUNE 2013

DE60/DC68 MICROPROCESSORS & MICROCONTROLLERS JUNE 2013 Q 2 (a) Distinguish between following pair of instructions of 8085 (i) LXI H, 123H and LHLD 1234H (ii) SPHL and PCHL (iii) XRA M and ORA M (iv) RRC and RLC (i)lxi H, 123H- Loads 16 bit data (123H) in register

More information

Chapter Operation Pinout Operation 35

Chapter Operation Pinout Operation 35 68000 Operation 35 Chapter 6 68000 Operation 6-1. 68000 Pinout We will do no construction in this chapter; instead, we will take a detailed look at the individual pins of the 68000 and what they do. Fig.

More information

4 Multiplexer. Y Fig Keyboard Scan Matrix

4 Multiplexer. Y Fig Keyboard Scan Matrix - 4 Multiplexer Microcontroller 3 Decoder X Y Fig. - Keyboard Scan Matrix 2 Prentice Hall, Inc. -2 Track Sector Head positioning Fig. -2 Hard Disk Format 2 Prentice Hall, Inc. -3 RGB electron guns R G

More information

DATASHEET HS-82C37ARH. Features. Ordering Information. Radiation Hardened CMOS High Performance Programmable DMA Controller

DATASHEET HS-82C37ARH. Features. Ordering Information. Radiation Hardened CMOS High Performance Programmable DMA Controller DATASHEET HS-82C37AH adiation Hardened CMOS High Performance Programmable DMA Controller FN342 ev 2. Aug 2 The Intersil HS-82C37AH is an enhanced, radiation hardened CMOS version of the industry standard

More information

Summer 2003 Lecture 21 07/15/03

Summer 2003 Lecture 21 07/15/03 Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU

More information

Interfacing. Introduction. Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures. Vahid, Givargis

Interfacing. Introduction. Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures. Vahid, Givargis Interfacing Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures Vahid, Givargis Introduction Embedded system functionality aspects Processing Transformation of data Implemented

More information

DE60/DC68 MICROPROCESSORS & MICROCONTROLLERS JUN 2015

DE60/DC68 MICROPROCESSORS & MICROCONTROLLERS JUN 2015 Q.2 a. Draw block diagram schematic of 8085 bus structure. Explain buses/ communication lines used by 8085. (6) 8085 Bus organization structure: 8085 MPU and peripheral devices communicate through three

More information

INSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor

INSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor INSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor Subject Name: Microprocessor and Microcontroller Year: 3 rd Year Subject Code: CS502 Semester: 5 th Module Day Assignment 1 Microprocessor

More information

Chapter 4 : Microprocessor System

Chapter 4 : Microprocessor System Chapter-4 Microprocessor System A microcomputer consists of a set of components or modules of three basic types CPU memory and I/O units which communicate with each other. PIN Configuration of 8085 Fig

More information

EET2411 DIGITAL ELECTRONICS. A device or electrical circuit used to store a single bit (0 or 1) Ex. FF.

EET2411 DIGITAL ELECTRONICS. A device or electrical circuit used to store a single bit (0 or 1) Ex. FF. Chapter 12 - Memory Devices Digital information is easily stored Commonly used memory devices and systems will be examined Flip flops Registers VLSI and LSI memory devices The difference between main memory

More information

Code No: RR Set No. 1

Code No: RR Set No. 1 Code No: RR310501 Set No. 1 1. (a) If an absolute address of the type 6A3D9H is given, express it in the form of CS : IP and explain what are the advantages of the memory segmentation. Discuss about the

More information

SRI VIDYA COLLEGE OF ENGINEERING AND TECHNOLOGY,VIRUDHUNAGAR

SRI VIDYA COLLEGE OF ENGINEERING AND TECHNOLOGY,VIRUDHUNAGAR Year/sem: 02/04 Academic Year: 2014-2015 (even) UNIT II THE 8086 SYSTEM BUS STRUCTURE PART A 1. What are the three groups of signals in 8086? The 8086 signals are categorized in three groups. They are:

More information

EC6504-MP&MC, UNIT3 Page 1

EC6504-MP&MC, UNIT3 Page 1 Year/sem: 02/04 UNIT III I/O INTERFACING Academic Year: 2014-2015 (even) 1. What is interfacing? An interface is a shared boundary between the devices which involves sharing information. Interfacing is

More information

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In

More information

General Purpose Programmable Peripheral Devices. Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar

General Purpose Programmable Peripheral Devices. Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar Chapter 15 General Purpose Programmable Peripheral Devices by Rahul Patel, Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar Microprocessor & Interfacing (140701) Rahul Patel 1

More information

Subject Code: Model Answer Page No: /25

Subject Code: Model Answer Page No: /25 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

ISA Bus Timing Diagrams

ISA Bus Timing Diagrams SBS s ISA bus timing diagrams are derived from diagrams in the IEEE P996 draft specification which were, in turn, derived from the timing of the original IB AT computer. Please note that the IEEE P996

More information

Aeroflex UTMC Product Errata

Aeroflex UTMC Product Errata INST Pin Failure Following DMA Sequences with the UT80CXX196KD Table 1: Cross Reference of Affected Product Product Name: SMD #: Device Type: Internal PIC Number: UT80CRH196KD 5962R98583 01 JD02A through

More information

1 Digital tools. 1.1 Introduction

1 Digital tools. 1.1 Introduction 1 Digital tools 1.1 Introduction In the past few years, enormous advances have been made in the cost, power, and ease of use of microcomputers and associated analog and digital circuits. It is now possible,

More information

Interfacing. Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

Interfacing. Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis Interfacing 1 Outline Interfacing basics Microprocessor interfacing I/O Addressing Interrupts Direct memory access Arbitration Hierarchical buses Protocols Serial Parallel Wireless 2 Introduction Embedded

More information

LatticeMico32 GPIO. Version. Features

LatticeMico32 GPIO. Version. Features The LatticeMico32 GPIO is a general-purpose input/output core that provides a memory-mapped interface between a WISHBONE slave port and generalpurpose I/O ports. The I/O ports can connect to either on-chip

More information

PIN DIAGRAM. Richa Upadhyay Prabhu. NMIMS s MPSTME January 19, 2016

PIN DIAGRAM. Richa Upadhyay Prabhu. NMIMS s MPSTME January 19, 2016 PIN DIAGRAM Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu January 19, 2016 Richa Upadhyay Prabhu (MPSTME) 8080 Microprocessor January 19, 2016 1 / 51 Pin Diagram of 8086 Richa Upadhyay

More information

The functional block diagram of 8085A is shown in fig.4.1.

The functional block diagram of 8085A is shown in fig.4.1. Lecture-13 Internal Architecture of Intel 05A The functional block diagram of 05A is shown in fig.4.1. INTA INTR RST7.5 RST5.5 RST6.5 TRAP SOD SID INTERRUPT SERIAL I/O (Internal Bus) FR(S) IR() B() C()

More information

8086 Interrupts and Interrupt Responses:

8086 Interrupts and Interrupt Responses: UNIT-III PART -A INTERRUPTS AND PROGRAMMABLE INTERRUPT CONTROLLERS Contents at a glance: 8086 Interrupts and Interrupt Responses Introduction to DOS and BIOS interrupts 8259A Priority Interrupt Controller

More information

INPUT-OUTPUT ORGANIZATION

INPUT-OUTPUT ORGANIZATION INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides

More information

Introduction to Microprocessor

Introduction to Microprocessor Introduction to Microprocessor The microprocessor is a general purpose programmable logic device. It is the brain of the computer and it performs all the computational tasks, calculations data processing

More information

Z Z-280 MT8930, MT8992/3/4/5 MT8880 MT8888 MT8889 MT8980/1 MT8985, MT8986 (DIP-40) MT8986 (PLCC-44) MT8920B MT8952B

Z Z-280 MT8930, MT8992/3/4/5 MT8880 MT8888 MT8889 MT8980/1 MT8985, MT8986 (DIP-40) MT8986 (PLCC-44) MT8920B MT8952B MSAN-145 How to Interface Mitel Components to Parallel Bus CPUs TABL OF CONTNTS Introduction ISSU 1 August 1993 1.0 Group 1 Components 1.1 Interfacing to the 6802 1.2 Interfacing to the 6809 1.3 Interfacing

More information

WINTER 12 EXAMINATION Subject Code : Model Answer Page No : / N. a) Describe the function of SID and SOD pins of 8085 microprocessor

WINTER 12 EXAMINATION Subject Code : Model Answer Page No : / N. a) Describe the function of SID and SOD pins of 8085 microprocessor Subject Code : Model Answer Page No : / N Q.1) SOLVE ANY FIVE : (20 MARKS) a) Describe the function of SID and SOD pins of 8085 microprocessor Ans: - SID: - (2 Mark) Serial Input Data SID pin is used to

More information

The MC9S12 address, data and control buses The MC9S12 single-chip mode memory map Simplified write/read cycle. Address, Data and Control Buses

The MC9S12 address, data and control buses The MC9S12 single-chip mode memory map Simplified write/read cycle. Address, Data and Control Buses EE 308 Spring 2013 The MC9S12 address, data and control buses The MC9S12 single-chip mode memory map Simplified write/read cycle The real MC9S12 multiplexed external bus Byte order in microprocessors How

More information

8259A - STUDY CARD 1. INTRODUCTION

8259A - STUDY CARD 1. INTRODUCTION 8259A - STUDY CARD 1. INTRODUCTION Electro Systems Associates Private Limited (ESA) manufactures trainers for most of the popular microprocessors viz 8085, Z-80, 8031 8086/88, 68000 and 80196. ESA offers

More information

1. What is Microprocessor? Give the power supply & clock frequency of 8085?

1. What is Microprocessor? Give the power supply & clock frequency of 8085? 1. What is Microprocessor? Give the power supply & clock frequency of 8085? A microprocessor is a multipurpose, programmable logic device that reads binary instructions from a storage device called memory

More information

Design of a Programmable Bus for Microprocessor-Based Systems

Design of a Programmable Bus for Microprocessor-Based Systems Design of a Programmable Bus for Microprocessor-Based Systems Dr. Kasim M. Al-Aubidy, Muthana A.K. Attyah Faculty of Engineering, Philadelphia University, Sweileh P. O. Box 1101, Amman JORDAN, Tel: 962-2-6734444,

More information

82C54 CHMOS PROGRAMMABLE INTERVAL TIMER

82C54 CHMOS PROGRAMMABLE INTERVAL TIMER CHMOS PROGRAMMABLE INTERVAL TIMER Compatible with all Intel and most other microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 Handles Inputs from DC 10 MHz for -2 Available

More information

SpaceWire 101. Webex Seminar. February 15th, 2006

SpaceWire 101. Webex Seminar. February 15th, 2006 SpaceWire 101 Webex Seminar February 15th, 2006 www.aeroflex.com/spacewire SpaceWire 101 What is SpaceWire Protocol, Links, Basic Communication Architecture Physical Layer Interface and Network Components

More information

Microprocessor Instructions & Communication Chapter 2

Microprocessor Instructions & Communication Chapter 2 Microprocessor Instructions & Communication Chapter 2 Microprocessor Instructions & Communication Instruction Set,Mnemonics Basic Instruction Types Addressing modes Microprocessor I/O connecting I/O put

More information

6.1 Introduction. 6.2 Timing diagrams 6-1. Chapter 6: Interfacing

6.1 Introduction. 6.2 Timing diagrams 6-1. Chapter 6: Interfacing 6-1 Chapter 6 Interfacing 6.1 Introduction As stated in the previous chapter, we use processors to implement processing, memories to implement storage, and buses to implement communication. The earlier

More information