INT 13 command: SCSI Pass Through Proposal
|
|
- Irene Bridges
- 6 years ago
- Views:
Transcription
1 INT 13 command: SCSI Pass Through Proposal 8/25/2000 To: T13 Membership From: Ron Roberts, Adaptec Corp. Subject: EDD 3.0 comment Referencing the EDD specification, Rev 3.0 Feb 18, 2000 section 6.11, the Send Packet Command is defined. This command is adequate for implementing the SCSI pass through commands. This proposal describes a common method for issuing CDBs to a SCSI device. This allows a mechanism to issue any command to a SCSI device through the Adaptec SCSI BIOS. There are two possibilities when the SCSI BIOS is not available: 1. The user may choose to disable BIOS in SCSISelect. 2.The the BIOS will not be install if there is attached INT 13 device found.
2 INT 13 command: SCSI Pass Through Functional Specification (Rev 0.3) Sau Kuen Eng 7/5/2000 Adaptec Inc., 2000
3 Adaptec Revision History Date Revision Number Description 4/12/ Initial version. 6/13/ Added a variable for timeout. Changed sanity check to return number of SCSI channels in DX. Added function 2, SCSI channel information request. Added function 3, pass thru to SCSI channel/target/lun. 7/5/ Add a bit to indicate 32-bit linear addressing versa real mode segment offset
4 1.0 Introduction It is the intention of this document to describe a common method for issuing CDBs to a SCSI device. This allows a mechanism to issue any command to a SCSI device through the Adaptec SCSI BIOS. NOTE: There are two possibilities that the SCSI BIOS is not available: The first possibility is that user may choose to disable BIOS in SCSISelect. The next possibility is BIOS will not be install if there is attached INT 13 device found. 2.0 Reference documents BIOS Enhanced Disk Drive Service (EDD) Specification Rev 3, Feb 18, Overview Model Referencing the EDD specification, section 6.11, the Send Packet Command is defined. The command is adequate for implementing the SCSI pass through commands. 3.1 SCSI Pass Through Sanity Check The intent of the sanity check is to save time debugging and building the formatted packet data structure. A SCSI Pass Through Sanity Check is performed by a system or option ROM in the following manner. AL = 00h CX = 55AAh DL = Valid drive number supported by SCSI BIOS On return if NOT supported: Carry flag SET AH = 01 (Invalid command) CX=55AAh On return if supported: Carry flag CLEAR AH = 0 CX = AA55h SI = # of SCSI channels the BIOS supports BX = SCSI BIOS code segment
5 3.2 SCSI Pass Through INT 13 devices. AL = 01h DL = Drive number supported by SCSI BIOS (i.e. 80h, INT 13h controlled 1st drive,... ) ES:BX = Request packet buffer Table 1 Request packet Offset Length (bytes) Description 0 2 S=53h P=50h (5053h SCSI CDB signature) 2 1 CDB length (e.g. 6, 10 or 12) 3 1 Data Direction: bit 0 = 0 Read from device, bit 0 = 1 Write to device bit 7 = 0 Real mode seg:off addressing bit 7 = 1 32-bit linear addressing 4 4 Data transfer length 8 4 Data buffer - segment:offset 12 1 Host Adapter status 13 1 Target status 14 1 Sense data length 15 2 Timeout value (18 units per second) 17 1 Unused CDB 30 N Sense allocation area 3.3 SCSI Pass Through SCSI channels information AL = 02h DL = Valid drive number supported by SCSI BIOS ES:BX = SCSI channels information buffer Table 2 SCSI channels information Offset Length (bytes) Description 0 2 Buffer length (including buffer length) 2 2 PCI address (Bus:Device:Function) 4 2 Vendor ID 6 2 Device ID 8 2 Subsystem ID 10 8 Hardware name 18 2 # of SCSI targets attached 20 2 PCI address for next channel....
6 3.4 SCSI Pass Through SCSI targets AL = 03h CL bit 0-3 = Target # CL bit 6-4 = LUN # CL bit 7 = reserved CH = Channel # (zero based) DL = Valid drive number supported by SCSI BIOS ES:BX = Request packet buffer 3.5 BIOS Command Return Codes Any INT13h request, upon completion, return control to the requestor with a return code set in the carry flag and a status code placed in AH. CF= 0 Command completed with no error CF= 1 Error AH (hex) Definition Table 2 AH Status 00 No error 07 Parameter Failure 80 Timeout AA Device not ready BB Undefined Failure FF Sense operation failed The Target and Host Status tables are not required for the implementation of the SCSI Pass Through, however, vendor implementations that choose to implement a Target and/or Host Status shall follow the format outlined in Tables 3 and 4. Target Status (hex) Definition Table 3 Target Status 00 No error 02 Check condition 04 Condition met 08 Target busy 10 Intermediate command good 14 Intermediate condition met 18 Reservation conflict
7 Host status (hex) Definition Table 4 Host Status 00 No error 04 Command aborted by caller 05 Command aborted by HBA 11 Selection timeout 12 Data overrun/underrun error 13 Unexpected bus free 14 Target bus phase sequence error 1B Auto request sense failed 20 HBA hardware error 21 Target didn't respond to ATN(reset) 22 SCSI bus reset by HBA 23 SCSI bus reset by other device
RAID Option ROM. Product Implementation Guide. Version 1.8 Date: 08/19/2009. Copyright 2009, Promise Technology, Inc. All Rights Reserved
RAID Option ROM Product Implementation Guide Version 1.8 Date: 08/19/2009 Copyright 2009, Promise Technology, Inc. All Rights Reserved Revision History Version Date Author Notes 1.8 2009/08/19 Adam Hsu
More informationBIOS Enhanced Disk Drive Specification. June 24, 1999
BIOS Enhanced Disk Drive Specification Version 3.0 Rev 0.9b June 24, 1999 Technical Editor: Curtis E. Stevens Phoenix Technologies 135 Technology Dr. Irvine, Ca. 92618 Phone: (949) 790-2000 Fax: (949)
More informationTime Left. sec(s) Quiz Start Time: 12:13 AM. Question # 5 of 10 ( Start time: 12:18:29 AM ) Total Marks: 1
64 Quiz Start Time: 12:13 AM Question # 5 of 10 ( Start time: 12:18:29 AM ) Total Marks: 1 The root directory of floppy contains fixed entries 64 256 128 512 77 Quiz Start Time: 12:13 AM Question # 6 of
More informationLecture 15 Intel Manual, Vol. 1, Chapter 3. Fri, Mar 6, Hampden-Sydney College. The x86 Architecture. Robb T. Koether. Overview of the x86
Lecture 15 Intel Manual, Vol. 1, Chapter 3 Hampden-Sydney College Fri, Mar 6, 2009 Outline 1 2 Overview See the reference IA-32 Intel Software Developer s Manual Volume 1: Basic, Chapter 3. Instructions
More informationCode segment Stack segment
Registers Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for instructions, stack, data and extra data. To specify where in 1
More informationAdd the following section to REPORT SUPPORTED OPERATION CODES command.
Page 1 of 7 Self Describing Cmd Timouts.fm/05-284r4 November 8, 2006 To: INCITS Technical Committee T10 From: Kevin Butt, IBM Date: November 8, 2006 12:48 pm Document: T10/05-284r4 Subject: SPC-4: Self
More informationThe x86 Architecture
The x86 Architecture Lecture 24 Intel Manual, Vol. 1, Chapter 3 Robb T. Koether Hampden-Sydney College Fri, Mar 20, 2015 Robb T. Koether (Hampden-Sydney College) The x86 Architecture Fri, Mar 20, 2015
More informationSuggested Changes. Add to Clause 8 8.AA SECURITY PROTOCOL IN command 8.BB SECURITY PROTOCOL OUT command. Jim Hatfield (Seagate) Page 1 of 5
To: T10 Technical Committee From: Jim Hatfield, Seagate (James.C.Hatfield@seagate.com) Date: May 8, 2007 Subject: Revision History Revision 0 (Feb. 14, 2007) First revision Revision 1 (Mar. 1, 2007) Incorporate
More informationHardware and Software Architecture. Chapter 2
Hardware and Software Architecture Chapter 2 1 Basic Components The x86 processor communicates with main memory and I/O devices via buses Data bus for transferring data Address bus for the address of a
More informationSCSI is often the best choice of bus for high-specification systems. It has many advantages over IDE, these include:
13 SCSI 13.1 Introduction SCSI is often the best choice of bus for high-specification systems. It has many advantages over IDE, these include: A single bus system for up to seven connected devices. It
More informationRevision history Revision 0 (9 October 2002) first revision Revision 1 (6 November 2002) Incorporated comments from CAP WG.
To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 6 November 2002 Subject: T10/02-404r1 SAM-3 Data In Size and Sense Data Size for Execute Command Revision history Revision 0 (9
More informationx86 Assembly Tutorial COS 318: Fall 2017
x86 Assembly Tutorial COS 318: Fall 2017 Project 1 Schedule Design Review: Monday 9/25 Sign up for 10-min slot from 3:00pm to 7:00pm Complete set up and answer posted questions (Official) Precept: Monday
More informationCOMMON-ISDN-API. Version 2.0. Part II. 4 th Edition. Operating Systems
COMMON-ISDN-API Version 2.0 Part II Operating Systems 4 th Edition June 2001 Author: CAPI Association e.v. All rights reserved Editor: AVM GmbH, Germany E-mail: hj.ortmann@avm.de 4th Edition / June 2001
More informationADT Frame Format Notes (Paul Suhler) ADI ADT Frame Format Proposal (Rod Wideman)
To: INCITS T10 Membership From: Paul Entzel, Quantum Date: 11 November 2002 Document: T10/02-329r2 Subject: Proposed frame format for ADT 1 Related Documents T10/02-233r0 T10/02-274r0 ADT Frame Format
More informationMAA3182SC, MAB3091SC INTELLIGENT DISK DRIVES OEM MANUAL
MAA3182SC, MAB3091SC INTELLIGENT DISK DRIVES OEM MANUAL SCSI LOGICAL INTERFACE SPECIFICATIONS C141-E039-01EN FOR SAFE OPERATION Handling of This manual This manual contains important information for using
More informationLecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit
Lecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit 1 1. introduction The internal function of 8086 processor are partitioned logically into processing units,bus Interface Unit(BIU)
More informationCommon Flash Interface (CFI) and Command Sets
E AP-646 APPLICATION NOTE Common Flash Interface (CFI) and Command Sets December 997 Order Number: 29224-3 Information in this document is provided in connection with Intel products. license, express or
More informationSummer 2003 Lecture 26 07/24/03
Summer 2003 Lecture 26 07/24/03 Organization of Data on the Disk The logical organization of the FAT file system on a disk is made up of the following elements. BOOT Sector Root Directory Structure File
More informationEXPERIMENT WRITE UP. LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM
EXPERIMENT WRITE UP AIM: Assembly language program for 16 bit BCD addition LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM TOOLS/SOFTWARE
More informationProposed Common Configuration Method
Proposed Common Configuration Method July 9, 1991 The Common Configuration Method (CCM) simplifies configuration of disks and other storage devices. This definition includes a Standard AT Compatible Register
More informationCISS Command Interface for SCSI-3 Support Open Specification
CISS Command Interface for SCSI-3 Support Open Specification Version 1.04 Valence Number 1 11/27/00 Page 1 of 48 Version Date Changes 1.04 11/27/00 Introduced Open version of CISS specification. COMPAQ
More informationATA Command Pass-Through
T10/04-262r0 August 11, 2004 ATA Command Pass-Through August 11, 2004 Revision 0 Technical Editor: Curtis E. Stevens Western Digital Phone: 949-672-7933 E-Mail: Curtis.Stevens@WDC.com Table of Contents
More informationCC411: Introduction To Microprocessors
CC411: Introduction To Microprocessors OBJECTIVES this chapter enables the student to: Describe the Intel family of microprocessors from 8085 to Pentium. In terms of bus size, physical memory & special
More informationΡουτίνες Λειτουργίας (DOS function calls)
Ρουτίνες Λειτουργίας (DOS function calls) Παρακάτω ακολουθεί µία λίστα αυτών των AH κωδικών µε τα ονόµατα της ρουτίνας λειτουργίας (DOS function calls). 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H TERMINATE
More informationPCI-SIG ENGINEERING CHANGE NOTICE
PCI-SIG ENGINEERING CHANGE NOTICE TITLE: UEFI related updates DATE: 7/29/2013 AFFECTED DOCUMENT: PCI Firmware Specification Ver 3.1 SPONSOR: Dong Wei, HP Part I 1. 1. Summary of the Functional Changes
More informationSPRING TERM BM 310E MICROPROCESSORS LABORATORY PRELIMINARY STUDY
BACKGROUND Interrupts The INT instruction is the instruction which does the most work in any assembler program. What it does is it calls a DOS interrupt (like a function) to perform a special task. When
More informationATA Command Pass-Through
T10/04-262r2 August 16, 2004 ATA Command Pass-Through August 16, 2004 Revision 2 Technical Editor: Curtis E. Stevens Western Digital Phone: 949-672-7933 E-Mail: Curtis.Stevens@WDC.com Table of Contents
More informationCP/M-86 Compatibility Guide For CP/M-80 Users
CCGFCU.WS4 ---------- CP/M-86 Compatibility Guide For CP/M-80 Users (= CCGFCU...) Copyright (c) 1980 Digital Research Pacific Grove, California (Revision of 10/21/80) (= 21 October 1980) (Retyped by Emmanuel
More informationExperiment 3 3 Basic Input Output
Experiment 3 3 Basic Input Output Introduction The aim of this experiment is to introduce the use of input/output through the DOS interrupt. Objectives: INT Instruction Keyboard access using DOS function
More informationicroprocessor istory of Microprocessor ntel 8086:
Microprocessor A microprocessor is an electronic device which computes on the given input similar to CPU of a computer. It is made by fabricating millions (or billions) of transistors on a single chip.
More informationSRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013)
SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013) UNIT I THE 8086 MICROPROCESSOR PART A (2 MARKS) 1. What are the functional
More informationAddressing Modes on the x86
Addressing Modes on the x86 register addressing mode mov ax, ax, mov ax, bx mov ax, cx mov ax, dx constant addressing mode mov ax, 25 mov bx, 195 mov cx, 2056 mov dx, 1000 accessing data in memory There
More information21154 PCI-to-PCI Bridge Configuration
21154 PCI-to-PCI Bridge Configuration Application Note October 1998 Order Number: 278080-001 Information in this document is provided in connection with Intel products. No license, express or implied,
More informationBOOTSTRAP, PC BIOS, AND IA32 MEMORY MODES. CS124 Operating Systems Winter , Lecture 5
BOOTSTRAP, PC BIOS, AND IA32 MEMORY MODES CS124 Operating Systems Winter 2015-2016, Lecture 5 2 Bootstrapping All computers have the same basic issue: They require a program to tell them what to do but
More information6 June r0 SAM-4 SCSI Initiator Port and Target Port capabilities attributes
6 June 2007 07-263r0 SAM-4 SCSI Initiator Port and Target Port capabilities attributes To: T10 Technical Committee From: Rob Elliott (elliott@hp.com) Date: 6 June 2007 Subject: 07-263r0 SAM-4 SCSI Initiator
More informationC141-C014-01EN MBA3073, MBA3147, MBA3300 NP/NC SERIES DISK DRIVES SCSI LOGICAL INTERFACE SPECIFICATIONS
C141-C014-01EN MBA3073, MBA3147, MBA3300 NP/NC SERIES DISK DRIVES SCSI LOGICAL INTERFACE SPECIFICATIONS FOR SAFE OPERATION Handling of This Manual This manual contains important information for using this
More informationmith College Computer Science CSC231 - Assembly Week #4 Dominique Thiébaut
mith College Computer Science CSC231 - Assembly Week #4 Dominique Thiébaut dthiebaut@smith.edu Homework Solutions Outline Review Hexdump Pentium Data Registers 32-bit, 16-bit and 8-bit quantities (registers
More information3 2 Parameters and states for managing asymmetrical access to SCSI logical units
T10/00 232 r2 To: John Lohmeyer, chairperson, T10 From: Ken Moe Email: kenneth.moe@sun.com Date: October 20, 2000 Subject: Asymmetrical SCSI behavior 1 Introduction A significant number of SCSI storage
More informationDOS INT 21h - DOS Function Codes
Back To Home DOS INT 21h - DOS Function Codes The follow abridged list of DOS interrupts has been extracted from a large list compiled by Ralf Brown. These are available on any Simtel mirror (e.g. sunsite.anu.edu.au)
More informationIntel 8086 MICROPROCESSOR ARCHITECTURE
Intel 8086 MICROPROCESSOR ARCHITECTURE 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14, 16
More informationArchitecture Specification
PCI-to-PCI Bridge Architecture Specification, Revision 1.2 June 9, 2003 PCI-to-PCI Bridge Architecture Specification Revision 1.1 December 18, 1998 Revision History REVISION ISSUE DATE COMMENTS 1.0 04/05/94
More informationIBM System Storage TS3100 Tape Library and TS3200 Tape Library. Reference. Machine Type 3573 GA
IBM System Storage TS3100 Tape Library and TS3200 Tape Library SCSI Reference Machine Type 3573 GA32-0547-01 Second Edition (June 2006) This edition applies to the IBM System Storage TM TS3100 Tape Library
More informationTechnical Note. SMART Command Feature Set for the eu500. Introduction. TN-FD-35: eu500 eusb SMART Commands. Introduction
Technical Note SMART Command Feature Set for the eu500 Introduction Introduction This technical note provides the self-monitoring, analysis, and reporting technology (SMART) command (B0h) feature set for
More informationEE2007 Microprocessor systems.
EE2007 Microprocessor systems Tutorial 1 Semester 1 AY 2010-11 Ganesh Iyer ganesh.vigneswara@gmail.com (facebook, gtalk) http://ganeshniyer.com About Me I have 3 years of Industry work experience in Bangalore,
More information500 disc CD-ROM Changer DRM-5004x series Changer Mechanism Controller SCSI Specifications
500 disc CD-ROM Changer DRM-5004x series Changer Mechanism Controller SCSI Specifications OBU0091 A June 13,1994 Pioneer Electronic Corporation Printing History Revision Date Page Descriptions A 6/13/1994
More informationMODE (mod) FIELD CODES. mod MEMORY MODE: 8-BIT DISPLACEMENT MEMORY MODE: 16- OR 32- BIT DISPLACEMENT REGISTER MODE
EXERCISE 9. Determine the mod bits from Figure 7-24 and write them in Table 7-7. MODE (mod) FIELD CODES mod 00 01 10 DESCRIPTION MEMORY MODE: NO DISPLACEMENT FOLLOWS MEMORY MODE: 8-BIT DISPLACEMENT MEMORY
More informationEC-333 Microprocessor and Interfacing Techniques
EC-333 Microprocessor and Interfacing Techniques Lecture 3 The Microprocessor and its Architecture Dr Hashim Ali Fall - 2018 Department of Computer Science and Engineering HITEC University Taxila Slides
More informationATA Command Pass-Through
T10/04-262r4 October 14, 2004 ATA Command Pass-Through October 14, 2004 Revision 4 Technical Editor: Curtis E. Stevens Western Digital Phone: 949-672-7933 E-Mail: Curtis.Stevens@WDC.com Revision History
More informationGene Milligab, T10 Principal member
X3T10/97-225r20 Seagate Technology Tel: 405-324-3070 10323 West Reno (West Dock) Fax: 405-324-3794 Oklahoma City, OK 73127-9705 gene_milligan@notes.seagate.com P.O. Box 12313 Oklahoma City, OK 73157-2313
More informationSCSI support improvement
SCSI support improvement Jun Kamada Akio Takebe Hitoshi Matsumoto Fujitsu Limited Background SCSI support for guest domain
More informationSCSI HP Administrator s. Vectra PCs Guide. Kayak PC
SCSI HP Administrator s Vectra PCs Guide SCSI HP Administrator s Kayak PC Workstations Guide Notice The information contained in this document is subject to change without notice. Hewlett-Packard makes
More informationHard Drive Self-tests
T10/99-179 rev 1 To: T10 Technical committee From: Mark Evans Quantum Corporation 500 McCarthy Boulevard Milpitas, CA USA 95035 Phone: 408-894-4019 Fax: 408-952-3620 Email: mark.evans@quantum.com Date:
More informationMAP3367, MAP3735, MAP3147 NP/NC SERIES MAS3367, MAS3735 NP/NC SERIES DISK DRIVES SCSI LOGICAL INTERFACE SPECIFICATIONS
C141-E167-01EN MAP3367, MAP3735, MAP3147 NP/NC SERIES MAS3367, MAS3735 NP/NC SERIES DISK DRIVES SCSI LOGICAL INTERFACE SPECIFICATIONS FOR SAFE OPERATION Handling of This Manual This manual contains important
More informationInstallation Guide AHA-1540CF/1542CF. High-Performance Bus Master ISA-to-SCSI Host Adapter with SCSISelect
Installation Guide AHA-1540CF/1542CF High-Performance Bus Master ISA-to-SCSI Host Adapter with SCSISelect R 1 Getting Started This guide provides the steps required for basic installation of the AHA-1540CF
More informationSCSI device drivers are provided for the following operating systems:
This section describes how to install and configure the Dell small computer system interface (SCSI) device drivers included with your Dell PowerEdge computer system. These device drivers are designed to
More informationManual: Errata 1 P R E L I M I N A R Y. Manual Index: 07. CP605 Manual: 25095
CP605 Errata 1 Manual Index: 07 Table of Contents: 1. Reference: Page 5-3, Chapter 5, Phoenix BIOS... 1-3 ID 25095, Rev. 07 Errata 1-1 CP605 This page has been intentionally left blank. Errata 1-2 ID 25095,
More informationADVANCE MICROPROCESSOR & INTERFACING
VENUS INTERNATIONAL COLLEGE OF TECHNOLOGY Gandhinagar Department of Computer Enggineering ADVANCE MICROPROCESSOR & INTERFACING Name : Enroll no. : Class Year : 2014-15 : 5 th SEM C.E. VENUS INTERNATIONAL
More informationChapter 2 COMPUTER SYSTEM HARDWARE
Chapter 2 COMPUTER SYSTEM HARDWARE A digital computer system consists of hardware and software. The hardware consists of the physical components of the system, whereas the software is the collection of
More informationCONTENTS ISO/IEC:2005(E)
2 14776-351 ISO/IEC:2005(E) CONTENTS FOREWORD... 5 INTRODUCTION... 6 1 Scope... 8 2 Normative References... 8 3 Definitions, symbols and abbreviations... 8 3.1 Definitions... 8 3.2 Symbols and abbreviations...13
More informationT E C H N O T E : Understanding PCI Expansion ROM Choices for Copland
2 T E C H N O T E : Understanding PCI Expansion ROM Choices for Copland by Wayne Flansburg W.Flansburg@applelink.apple.com Apple Developer Technical Support (DTS) This Technote addresses PCI expansion
More informationPCI Compliance Checklist
PCI Compliance Checklist Actel CorePCIF v2.02 January 2006 Device is: Reserved () Device Address: 0x80000000 Vendor ID: 0x11AA Device ID: 0x6004 Revision 2.2 PCI Compliance Checklist Rev. 2.2 1 Component
More informationIntel Architecture Segment:Offset Memory Addressing
Name: Date: Lab Section: Lab partner s name: Lab PC Number: Objectives: Understanding video memory and character mapping of CGA characters in ROM BIOS, using the DOS debug command. Writing simple assembly-language
More informationLecture (09) x86 programming 8
Lecture (09) x86 programming 8 By: Dr. Ahmed ElShafee 1 Basic Input Output System BIOS BIOS refers to a set of procedures or functions that enable the programmer have access to the hardware of the computer.
More informationProgramming in Module. Near Call
Programming in Module Main: sub1: call sub1 sub ax,ax sub1 sub1 proc near sub ax,ax endp sub1 sub1 proc Far sub ax,ax endp Near Call sub1 sub1 Main: call sub1 sub1: sub ax,ax proc near sub ax,ax endp SP
More informationThe Boot: Getting ready for the OS
The Boot: Getting ready for the OS LISHA/UFSC Prof. Dr. Antônio Augusto Fröhlich guto@lisha.ufsc.br http://www.lisha.ufsc.br/guto March 2011 March 2011 (http://www.lisha.ufsc.br) 1 Where are we now? BIOS
More informationCG2007 Microprocessor systems.
CG2007 Microprocessor systems Tutorial 1 Semester 2 AY 2011-12 Ganesh Iyer ganesh.vigneswara@gmail.com http://ganeshniyer.com About Me I have 3 years of Industry work experience in Bangalore, India. I
More informationMicroprocessors (A) DOS Services
1 Services 2 System Calls Operating System services: Disk and file system management Screen display and printing Keyboard entry Other I/O management Date and time Program run and terminate Command arguments
More informationOverview of operation
July 7, 2000 To: T10 Technical Committee From: Ron Roberts, Adaptec, Inc. Subj: Additional Expander Proposal This proposal contains corrections and additions as well as modified section of SDVR02. Discussions
More informationCome and join us at WebLyceum
Come and join us at WebLyceum For Past Papers, Quiz, Assignments, GDBs, Video Lectures etc Go to http://www.weblyceum.com and click Register In Case of any Problem Contact Administrators Rana Muhammad
More informationExperiment #5. Using BIOS Services and DOS functions Part 1: Text-based Graphics
Experiment #5 Using BIOS Services and DOS functions Part 1: Text-based Graphics 5.0 Objectives: The objective of this experiment is to introduce BIOS and DOS interrupt service routines to be utilized in
More informationMICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN
MICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN ROAD MAP SDK-86 Intel 8086 Features 8086 Block Diagram 8086 Architecture Bus Interface Unit Execution Unit 8086 Architecture 8086 Programmer s Model Flag Register
More informationComputer Architecture and System Software Lecture 06: Assembly Language Programming
Computer Architecture and System Software Lecture 06: Assembly Language Programming Instructor: Rob Bergen Applied Computer Science University of Winnipeg Announcements Assignment 3 due thursday Midterm
More informationThe next page shows the questions asked in revision 0 of this proposal and the answers supplied by the May SCSI Working Group meeting.
T10/99-163r1 Date: 13 May 1999 To: T10 Technical Committee From: Ralph Weber, LSI Logic Alternate Member of T10 Subj: EXTENDED COPY command for SPC-2 This revision contains those changes agreed by the
More informationIntel Storage System JBOD 2000S3 Product Family
Intel Storage System JBOD 2000S3 Product Family SCSI Enclosure Services Programming Guide SES Version 3.0, Revision 1.8 Apr 2017 Intel Server Boards and Systems Headline
More informationQ1: Multiple choice / 20 Q2: Memory addressing / 40 Q3: Assembly language / 40 TOTAL SCORE / 100
16.317: Microprocessor-Based Systems I Fall 2012 Exam 1 October 3, 2012 Name: ID #: For this exam, you may use a calculator and one 8.5 x 11 double-sided page of notes. All other electronic devices (e.g.,
More informationAugust 14, T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Expander Communication Protocol. Revision 1 changes:
August 14, 2000 4420 ArrowsWest Drive Colorado Springs, CO 80907 To: From: Subj: T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Expander Communication Protocol Revision 1 changes:
More informationSPRING TERM BM 310E MICROPROCESSORS LABORATORY PRELIMINARY STUDY
BACKGROUND 8086 CPU has 8 general purpose registers listed below: AX - the accumulator register (divided into AH / AL): 1. Generates shortest machine code 2. Arithmetic, logic and data transfer 3. One
More informationSHEET-2 ANSWERS. [1] Rewrite Program 2-3 to transfer one word at a time instead of one byte.
SHEET-2 ANSWERS [1] Rewrite Program 2-3 to transfer one word at a time instead of one byte. TITLE PROG2-3 PURPOSE: TRANSFER 6 WORDS OF DATA PAGE 60,132.MODEL SMALL.STACK 64.DATA ORG 10H DATA_IN DW 234DH,
More informationRemovable Media Status Notification Feature Set and Removable Media Feature Set (Changes and additions to ATA/ATAPI-4) *** PROPOSAL ONLY ***
DOCUMENT STATUS Revision 0-18 March 1997 - Ron Stephens Revision 1-21 May 1997 - Terry Miller and Christopher Mayne Revision 2-2 June 1997 - Christopher Mayne American National Standard for Information
More informationVeriColor. Solo Identification System. Command Users Manual Document ver Rev. 7/20/05
VeriColor Solo Identification System Command Users Manual Document ver. 1.13 Rev. 7/20/05 i ii PROPRIETARY NOTICE The information contained in this manual is derived from patent and proprietary data from
More informationComputer Architecture and System Software Lecture 07: Assembly Language Programming
Computer Architecture and System Software Lecture 07: Assembly Language Programming Instructor: Rob Bergen Applied Computer Science University of Winnipeg Announcements New assembly examples uploaded to
More information16.317: Microprocessor Systems Design I Fall 2013
16.317: Microprocessor Systems Design I Fall 2013 Exam 1 Solution 1. (20 points, 5 points per part) Multiple choice For each of the multiple choice questions below, clearly indicate your response by circling
More informationSMC-3 Vendor Specific Sense Code Survey
TO: T10 Membership, SMC-3 Working Group FROM: Rod Wideman, ADIC; rod.wideman@adic.com DATE: March 6 th, 2006 SUBJECT: (document ) Rev1 Incorporated additional data from another vendor Rev0 Initial draft.
More informationIntel 8086 MICROPROCESSOR. By Y V S Murthy
Intel 8086 MICROPROCESSOR By Y V S Murthy 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14,
More informationINT 21H and INT 10H Programming and Macros
Dec Hex Bin 4 4 00000100 ORG ; FOUR INT 21H and INT 10H Programming and Macros OBJECTIVES this chapter enables the student to: Use INT 10H function calls to: Clear the screen. Set the cursor position.
More informationLecture 5: Computer Organization Instruction Execution. Computer Organization Block Diagram. Components. General Purpose Registers.
Lecture 5: Computer Organization Instruction Execution Computer Organization Addressing Buses Fetch-Execute Cycle Computer Organization CPU Control Unit U Input Output Memory Components Control Unit fetches
More informationTLS-5000 TLS-6000 TLS-8000 SCSI-2 Interface Manual
The Tape Library Experts TM TLS-5000 TLS-6000 TLS-8000 SCSI-2 Interface Manual 501205 Rev. C Copyright Notice Copyright 2003 by Qualstar Corporation All Rights Reserved Information contained in this document
More informationCOPYRIGHT DISCLAIMER TRADEMARK NOTICES PART NUMBER REVISION HISTORY CONTACTING TANDBERG DATA CORPORATION
VXA-320 (VXA-3) SCSI Reference COPYRIGHT DISCLAIMER TRADEMARK NOTICES Copyright 2008 by Tandberg Data Corporation. All rights reserved. This item and the information contained herein are the property of
More informationLab 10 CST8214 Ian! D. Allen Fall 2007
Name: Date: Lab Section: Lab partner s name: Lab PC Number: Objectives: Understanding video memory and character mapping of CGA characters in ROM BIOS, using the DOS debug command. Writing simple assembly
More informationUniversal Serial Bus Device Class Definition for Mass Storage Devices
Universal Serial Bus Device Class Definition for Mass Storage Devices 0.90c Draft Revision February 2, 1996 Scope of this Revision The 0.9c release candidate of this definition is intended for industry
More informationThe Tape Library Experts TM RLS. SCSI Interface Reference Rev. B
The Tape Library Experts TM RLS SCSI Interface Reference 501551 Rev. B Notice Information contained in this document is copyrighted by Qualstar Corporation. It is intended for use by Qualstar's customers
More informationInternal architecture of 8086
Case Study: Intel Processors Internal architecture of 8086 Slide 1 Case Study: Intel Processors FEATURES OF 8086 It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 220 memory locations (1
More information17 March r1 SAM-4 SAS-2 QUERY UNIT ATTENTION task management function
To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 17 March 2007 Subject: 07-067r1 SAM-4 SAS-2 QUERY UNIT ATTENTION task management function Revision history Revision 0 (13 February
More informationTable 1 - GET CONFIGURATION Command Descriptor Block
Doc Number: T0/97-263r0 TO: T0 Membership From: Ron Roberts RE: Get Configuration Command Date: 0/22/97 0.. GET CONFIGURATION Command This command is intended to provide information to the initiator about
More informationif 2 16bit operands multiplied the result will be
how many operands in ADC? ans:3 how 32 bit word is defined? ans define double if 2 16bit operands multiplied the result will be ans 32bit if div by ero occurs then?? ans div by zero int for software int
More information8086 INTERNAL ARCHITECTURE
8086 INTERNAL ARCHITECTURE Segment 2 Intel 8086 Microprocessor The 8086 CPU is divided into two independent functional parts: a) The Bus interface unit (BIU) b) Execution Unit (EU) Dividing the work between
More informationECpE 185 Laboratory Hand Assembly Fall 2006
ECpE 185 Laboratory Hand Assembly Fall 2006 Hand-Assembly, Using DEBUG Introduction: In this Hand-Assembly Lab, you will develop an 8-bit version of the program from Debug Introduction Lab, using byte-size
More informationdraft standard for an American National Standard for information systems - Revision 10 SCSI-3 Primary Commands 23 July 1996
draft standard for an X3T10 American National Standard 995D for information systems - Revision 10 SCSI-3 Primary Commands 23 July 1996 Secretariat: Information Technology Industry Council Notice: This
More information16.317: Microprocessor Systems Design I Spring 2014
16.317: Microprocessor Systems Design I Spring 2014 Exam 1 Solution 1. (20 points, 5 points per part) Multiple choice For each of the multiple choice questions below, clearly indicate your response by
More informationInterrupt Services. Which Way is Best? Characteristics. Direct in, out. BIOS Average Average DOS Most Least
Interrupt Services Application Programs/OS Shell (command.com) int 10h, and others int 21h, and others (IO.SYS) DOS Services (msdos.sys) BIOS (EEPROM) Hardware (x86, Chipset and Peripherals) BIOS - Basic
More information