The D igital Digital Logic Level Chapter 3 1
|
|
- Edwina Dennis
- 5 years ago
- Views:
Transcription
1 The Digital Logic Level Chapter 3 1
2 Gates and Boolean Algebra (1) (a) A transistor inverter. (b) A NAND gate. (c) A NOR gate. 2
3 Gates and Boolean Algebra (2) The symbols and functional behavior for the five basic gates. (d) X= A.B (e) X= A + B 3
4 Boolean Algebra (a) Truth table for majority function of three variables (A,B,C). O/P is 0 if the majority of its I/P are 0. 1 if the majority of its I/P 1 (b) A circuit for (a). 4
5 Circuit Equivalence (1) C t ti f ( ) O (b) d () O t Construction of (a) NOT, (b) AND, and (c) OR gates using only NAND gates or only NOR gates. 5
6 Circuit Equivalence (2) Two equivalent functions (a) AB + AC, (b) A(B + C). 6
7 Circuit Equivalence (3) Some identities of Boolean algebra. 7
8 Circuit Equivalence (4) Alternative symbols for some gates: (a) NAND, (b) NOR, (c) AND, (d) OR 8
9 Circuit Equivalence (5) (a) The truth table for the XOR function (a) The truth table for the XOR function. (b-d) Three circuits for computing it. 9
10 Circuit Equivalence (6) (a) Electrical characteristics of a device. (b) Positive logic. (c) Negative logic. 10
11 Integrated Circuits An SSI chip containing four gates. SSI : Small scale integrated (1 to 10 gates) MSI : medium scale integrated (10 to 100 gates) LSI : large scale integrated (100 to 100,000 gates) VLSI: very large scale integrated >100,000 gates) 11
12 Combinational Circuits Multiplexers (1) An eight-input o/p depends d on i/p n control i/p, i/p is 2 n, 1o/p Multiplexer circuit. Used to select one of the i/p Used as parallel-to-serial cct Application: keyboard 12
13 Multiplexers (2) (a) An MSI multiplexer. (b) The same multiplexer l wired to compute the majority function. 13
14 Decoders n bits i/p, used to set one of the o/p 2 n to 1. Small memory consist of 8 chips A 3-to-8 decoder circuit. 14
15 Comparators A simple 4-bit comparator. o/p is 1 if A=B o/p is 0 otherwise 15
16 Programmable Logic Arrays A 12-input input, 6-output programmable logic array. The little squares represent fuses that can be burned out. 16
17 Arithmetic Circuit Shifters A 1-bit left/right shifter. 8 i/p, 8 o/p, control line C determine the direction of the shift 0 for left, 1 for right 17
18 Adders (1) (a) (b) (a) A truth table for 1-bit addition. (b) A circuit for a half adder. 18
19 Adders (2) (a) Truth table for a full adder. (b) Circuit for a full adder ( has carry i/p &o/p). 19
20 Arithmetic Logic Units ALU (1) A 1-bit ALU. Perform AND, OR, sum of two machine word. The cct perform AB, A+B, notb based on F 0, F 1 (00,01,10,11) ) 20
21 Arithmetic Logic Units (2) Eight 1-bit ALU slices connected to make an 8-bit ALU. The enables and invert signals are not shown for simplicity. 21
22 Clocks (a) A clock. (b) The timing diagram for the clock. (c) Generation of an asymmetric clock. 22
23 Memory (1 bit ) Latches (1) (a) NOR latch in state 0. (b) NOR latch in state 1. (c) Truth table for NOR. 23
24 Latches (2) A clocked SR latch. 24
25 Latches (3) A clocked D latch.
26 Flip-Flops (1) (a) A pulse generator. (b) Timing at four points in the circuit.
27 Flip-Flops (2) FF: the state transition does not occur when the clock is 1 but during the clock transition from 0 to 1 or 1 to 0. FF is edge triggered, whereas a latch is level trigger ADfli flip-flop.
28 Flip-Flops (3) D latches and flip-flops. a & b latch, c& d FF
29 Flip-Flops (4) Dual D flip-flop.
30 Flip-Flops (5) Octal flip-flop. flop.
31 Memory Organization (1) Logic diagram for four -bit (4 x 3) memory. Each row is one of the our 3-bit words. 8 i/p and 3 o/p. (I 0,I 1,I 2 ) are data, (A 0,A 1 ) re address, three for ontrol, CS for chip elect, RD for readrite, OE for o/p enable. hree o/p data To select this chip, CS, D,,(A 0 0,,A 1 1)
32 Memory Organization (2) (a) A noninverting buffer. (b) Effect of (a) when control is high. (c) Effect of (a) when control is low. (d) An inverting buffer.
33 Memory Chips (1) Two ways of organizing a 4-Mbit memory chip. (a) 19 address lines needed to address 2 19 bytes, 8 data in, out (b) Asserting rather than high or low. Opposite is negated (c) WE write enable, fig b 1 i/p & o/p arranged as 2048 X 2048 matrix (d) RAS (Row address strobe), CAS (Column address
34 Memory Chips (2) Two ways of organizing i a 512 Mbit memory chip.
35 Nonvolatile& volatile Memory Chips A comparison of various memory types. RAM: Random Access Memory, read and write, static and dynamic, static consists of FF, used for level 2 cache memory, very fast. Dynamic consists of cell each has transistor and tiny capacitor, need refresh( reloaded), small size, slow DDR (Double Data Rate) Synchronous DRAM, produce data on the rising and falling edge (Synchronous : waits for a clock signal before responding to control inputs ) ROM (Read only memory) EEPROM is byte erasable, Flash is a block erasable and rewritable
36 CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins are used. For a specific CPU, a number will be given to tell how many. Pins divided into three types : address, data, and control
37 CPU Chips The control pins are grouped into: Bus control, interrupts, Bus arbitration, Coprocessor, Status, Miscellaneous. Bus control : Telling whether the CPU wants to read or write. interrupts : I/O assert a signal to the CPU and having it service the I/O device. Bus arbitration ti : Regulate traffic on the bus Coprocessor : Floating point chips Miscellaneous : Reset
38 Computer Buses (1) A computer system with multiple l buses.(external or
39 Computer Buses (2) Examples of bus masters and slaves. Master: is the active one Slave : is the passive one
40 Bus Width Growth of an Address bus over time. New: Multiplexed bus
41 Bus Clocking (1) Read timing on a synchronous bus.
42 Bus Clocking (2) Specification of some critical times.
43 Asynchronous Buses Operation of an asynchronous bus.
44 Bus Arbitration (1) What happens if two or more devices want to become bus master at the same time. I/O, CPU wants to read memory Many CPUs have a bus arbiter built into the CPU chip, but sometimes a separate chip is needed. When the device physically closet to the arbiter sees the grant, it checks to see if it made a request. If so, it takes over the bus but does not propagate the grant further down the line. If it has not made a request, it propagate the grant to the next device in the line. (daisy chaining) Bus arbiter may have more than one level (2, 4,8,16). Each device is attached to certain level and take priority. CPU is given the lowest priority. Modern computer systems put the memory on a separate bus from the Modern computer systems put the memory on a separate bus from the I/O devices so that they do not have to compete for accessing the bus.
45 Bus Arbitration (1) (a) A centralized one-level bus arbiter using daisy chaining. (b) The same arbiter, but with two levels.
46 Bus Arbitration (2) Decentralized bus arbitration.
47 Bus Operations (1) A block transfer. A block read of 4 words and takes 6 cycles
48 Bus Operations (2) Use of the 8259A interrupt controller. When the CPU commands an I/O, it usually expect an interrupt when the work is done Multiple devices, assign priority to each one and use arbiter to give priority to the most critical CPU handles the INT, gives INTA (ACK) issues the number of the device on the data bus, the CPU hardware uses this number to index into a table of pointers ( interrupt vectors ) to find the address of the procedure to run to service the interrupt.
49 Examples CPU: Pentium 4 The Pentium 4 physical pin out.
50 Pentium 4 Human hairs range from 20 microns to 100 microns in diameter. P4 has 55 million of transistors running at speeds up to 3.2 GHz Line width is.09 micron. It has deeper pipeline and two ALU. Some models of P4 have two level cache and some have 3 levels. All models have an 8-KB on chip SRAM (L1), the second level cache holds up to 256 KB of memory in the older models and up to 1 MB in the newer ones. P4 extreme edition has 2-MB level cache 3. Two primary external buses, synchronous. The memory bus is used to access the main SDRM, the PCI bus is used to talk to I/O devices. P4 consumes between 63watts and 82 watts.
51 The Pentium 4 s Logical Pinout Logical pinout of the Pentium 4. Names in upper case are the official Intel names for individual signals. Names in mixed case are groups of related signals or signal descriptions. P4 is 64- bit machine
52 P4 # symbol indicates that the signal is asserted low BR0 is used to request the bus. BR1 allows the device to make a high priority request. LOCK allows CPU to lock the bus. Address is 36 bits, 64 GB ADS signal is asserted to tell the target (memory) that the address lines is valid REQ indicate the type of the bus cycle (read on word or write a block) Five error lines are used to report floating-point errors, internal errors, machine check. Response group contains signals used by the slave to report back to the master RS contains the status code. TRDY indicates that the slave is ready to accept data from the master. BNR is used to assert a wait state when the target addressed cannot respond on time. D is used to put 8 data bytes onto the bus. DRDY is asserted to announce their presence. DBSY is used to tell the world that the bus is currently busy. RESET is used to rest the CPU
53 Pipelining on the Pentium 4 s Memory Bus Pipelining requests on the Pentium 4 s memory bus.
54 The UltraSPARC III (1) The UltraSPARC III CPU chip. It was introduced in 2000 at 600 MHz using.18 microns, 29 millions of tr. In 2002 the lines width dropped to.13 and the clock was raised to 1.2GHs Required 50 watts
55 The UltraSPARC III (2) The main features of the core of an UltraSPARC III
56 The 8051 (1) Physical pinout of the 8051.
57 The 8051 (2) Logical pinout of the It has 16 address lines, it can address up to 64 KB of memory, data bus is 8 bits. 32 I/O lines, each can be attached to button, switch. It has 4 KB of internal ROM A contains the 16 address line, D are 8 used for data transport, multeplexed A address RD and WR for external memory if needed. ALE (address latch enable) used when external memory present, PSEN (program store enable) 8051 wants to read from program memory, EA (external access) if high use the internal memory, TXD and RXD allow serial I/O, RST external device to reset the chip
58 Examples 1.The ISA Bus The PC/AT bus has two components, the original PC part and the new part. ISA ( Industry Standard Architecture)
59 2.The PCI Bus PCI bus (Peripheral Component Interconnect bus). The original PCI bus transferred 32 bits per cycle and ran at 33 MHz (30 nsec cycle time) for a total bandwidth of 133 MB/sec. The PCI bus runs at up to 66 MHz and can handle 64-bit transfers, for a total bandwidth of 528 MB/sec. AGP bus ( Accelerated Graphics Port bus ). The PCI bus is synchronous, like all PC buses going back to the original IBM PC All transactions on the PCI bus are between a master, officially called the initiator, and a slave, officially called the target The address and data lines are multiplexed. In this way, only 64 pins are needed on PCI cards for address plus data signals. On a read operation, during cycle 1, the master puts the address onto the bus. On cycle 2 the master removes the address and the bus is turned around so the slave can use it. On cycle 3, the slave outputs the data requested. On write operations, the bus does not have to be turned around because the master puts on both the address and the data.
60 2.The PCI Bus (1) Architecture of an early Pentium system. The thicker buses have more bandwidth than the thinner ones but the figure is not to scale.
61 The PCI Bus (2) The bus structure of a modern Pentium 4.
62 PCI Bus Arbitration The PCI bus uses a centralized bus arbiter. PCI bus arbitration ti uses a centralized bus arbiter. The bus arbiter is built into one of the bridge chips. Every PCI device has two dedicated lines running from it to the arbiter. One line, REQ#, is used to request the bus. The other line, GNT#, is used to receive bus grants. To request the bus, a PCI device (including the CPU), asserts REQ# and
63 The Master (initiator) and Slave (target) columns tell who asserts ( ) ( g ) the signal on a normal transaction. PCI bus transaction begins at the falling edge of CLK PCI Bus Signals(1) Mandatory PCI bus signals.
64 PCI Bus Signals(2) Optional PCI bus signals.
65 PCI Bus Transactions Examples of 32-bit PCI bus transactions. The first three cycles are used for read operation, then an idle cycle, and then three cycles for a write operation.
66 PCI Express At typical lpcie Express system.
67 PCI Express Protocol Stack (a) The PCI Express protocol stack. (b) The format of a packet.
68 The Universal Serial Bus (USB) A USB system consists of a root hub that plugs into the main bus, This hub has sockets for cables that can connect to I/O devices. The topology of a USB system is a tree with its root at the root hub, inside the computer. The cable consists of four wires: two for data, one for power (+5 volts), and one for ground. There is no traffic between two I/O devices. Every 1.00 ± 0.05 msec, the root hub broadcasts a new frame to keep all the devices synchronized in time.
69 The Universal Serial Bus (USB) The USB root hub sends out frames every 1.00 ms. SOF (Start of Frame) packet
70 The Universal Serial Bus (USB) USB supports four kinds of frames: control, isochronous, bulk, and interrupt. Control frames are used to configure devices, give them commands, and inquire about their status. Isochronous frames are for real-time devices such as telephones. Bulk frames are for large transfers to or from devices with no real-time requirements such as printers. interrupt frames are needed because USB does not support interrupts.
71 The Universal Serial Bus (USB) A frame consists of one or more packets, possibly some in each direction. Four kinds of packets exist: token, data, handshake, and special. Token packets are from the root to a device and are for system control. SOF, IN, and OUT packets are token packets, SOF (Start of Frame) packet is the first one in each frame and marks the beginning of the frame. IN token packet is a poll, asking the device to return certain data, Fields in the IN packet tell which bit pipe is being polled so the device knows which data to return, OUT token packet announces that data for the device will follow. DATA (used to transmit up to 64 bytes of information either way). handshake packets are defined: ACK (the previous data packet was correctly received), NAK (a CRC error was detected), and STALL (please wait I am busy right now). USB1 speed is 1.5 Mbps, USB 2 speed is 480 Mbps FireWire speed 400 Mbps, 800 Mbps
72 I/P CHIPS Chips UART (universal Asynchronous Receiver Transmitter). PIO (Parallel Input/ output) PIO Chips An 8255A PIO chip.
73 Address Decoding (1) Location of the EPROM, RAM, and PIO in our 64 KB
74 Address Decoding (2) Full address decoding. EPROM: 00000XXXXXXXXXXX RAM : 10000XXXXXXXXXXX PIO : XX
75 Address Decoding (3) Partial address decoding. EPROM: 1XX.. RAM : 10XXX PIO : 11XXXX..
This page intentionally left blank
This page intentionally left blank 216 THE DIGITAL LOGIC LEVEL CHAP. 3 and in 1995, 2.1 came out. 2.2 has features for mobile computers (mostly for saving battery power). The bus runs at up to 66 MHz and
More informationChapter TEN. Memory and Memory Interfacing
Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity
More informationThe Memory Component
The Computer Memory Chapter 6 forms the first of a two chapter sequence on computer memory. Topics for this chapter include. 1. A functional description of primary computer memory, sometimes called by
More informationIntroduction read-only memory random access memory
Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory
More informationDigital Logic Level. Buses PCI (..continued) PTE MIK MIT
Digital Logic Level Buses PCI (..continued) varady.geza@mik.pte.hu PTE MIK MIT PCI - arbitration REQ# GNT# REQ# GNT# PCI arbiter REQ# GNT# The PCI bus has to be acquired before use by the devices PCI uses
More informationIntroduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the
More informationBasic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types
CSCI 4717/5717 Computer Architecture Topic: Internal Memory Details Reading: Stallings, Sections 5.1 & 5.3 Basic Organization Memory Cell Operation Represent two stable/semi-stable states representing
More informationComputer Systems Organization
The IAS (von Neumann) Machine Computer Systems Organization Input Output Equipment Stored Program concept Main memory storing programs and data ALU operating on binary data Control unit interpreting instructions
More informationComputer Memory. Textbook: Chapter 1
Computer Memory Textbook: Chapter 1 ARM Cortex-M4 User Guide (Section 2.2 Memory Model) STM32F4xx Technical Reference Manual: Chapter 2 Memory and Bus Architecture Chapter 3 Flash Memory Chapter 36 Flexible
More informationCREATED BY M BILAL & Arslan Ahmad Shaad Visit:
CREATED BY M BILAL & Arslan Ahmad Shaad Visit: www.techo786.wordpress.com Q1: Define microprocessor? Short Questions Chapter No 01 Fundamental Concepts Microprocessor is a program-controlled and semiconductor
More informationMemory and Programmable Logic
Memory and Programmable Logic Memory units allow us to store and/or retrieve information Essentially look-up tables Good for storing data, not for function implementation Programmable logic device (PLD),
More information8051 INTERFACING TO EXTERNAL MEMORY
8051 INTERFACING TO EXTERNAL MEMORY Memory Capacity The number of bits that a semiconductor memory chip can store Called chip capacity It can be in units of Kbits (kilobits), Mbits (megabits), and so on
More informationChapter 5 Internal Memory
Chapter 5 Internal Memory Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM) Read-write memory Electrically, byte-level Electrically Volatile Read-only memory (ROM) Read-only
More informationEE108B Lecture 17 I/O Buses and Interfacing to CPU. Christos Kozyrakis Stanford University
EE108B Lecture 17 I/O Buses and Interfacing to CPU Christos Kozyrakis Stanford University http://eeclass.stanford.edu/ee108b 1 Announcements Remaining deliverables PA2.2. today HW4 on 3/13 Lab4 on 3/19
More informationOverview. Memory Classification Read-Only Memory (ROM) Random Access Memory (RAM) Functional Behavior of RAM. Implementing Static RAM
Memories Overview Memory Classification Read-Only Memory (ROM) Types of ROM PROM, EPROM, E 2 PROM Flash ROMs (Compact Flash, Secure Digital, Memory Stick) Random Access Memory (RAM) Types of RAM Static
More informationOrganization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization 5.1 Semiconductor Main Memory
More informationWilliam Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory Semiconductor Memory Types Semiconductor Memory RAM Misnamed as all semiconductor memory is random access
More informationInput/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture
168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU
More informationComputer Organization. 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationSummer 2003 Lecture 21 07/15/03
Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU
More informationChapter 1 Microprocessor architecture ECE 3120 Dr. Mohamed Mahmoud http://iweb.tntech.edu/mmahmoud/ mmahmoud@tntech.edu Outline 1.1 Computer hardware organization 1.1.1 Number System 1.1.2 Computer hardware
More informationCOSC 243. Computer Architecture 1. COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1
COSC 243 Computer Architecture 1 COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1 Overview Last Lecture Flip flops This Lecture Computers Next Lecture Instruction sets and addressing
More information4 Multiplexer. Y Fig Keyboard Scan Matrix
- 4 Multiplexer Microcontroller 3 Decoder X Y Fig. - Keyboard Scan Matrix 2 Prentice Hall, Inc. -2 Track Sector Head positioning Fig. -2 Hard Disk Format 2 Prentice Hall, Inc. -3 RGB electron guns R G
More informationMemory Expansion. Lecture Embedded Systems
Memory Expansion Lecture 22 22-1 In These Notes... Memory Types Memory Expansion Interfacing Parallel Serial Direct Memory Access controllers 22-2 Memory Characteristics and Issues Volatility - Does it
More informationLecture 2: Bus
Lecture 2 Bus (Väylä) Stallings: Ch 3 What moves on Bus? Bus characteristics PCI-bus PCI Express Bus (Sta06 Fig 3.16) For communication with and between devices Broadcast (yleislähetys): most common Everybody
More informationCHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY
CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address
More informationUNIT V (PROGRAMMABLE LOGIC DEVICES)
UNIT V (PROGRAMMABLE LOGIC DEVICES) Introduction There are two types of memories that are used in digital systems: Random-access memory(ram): perform both the write and read operations. Read-only memory(rom):
More informationCSEE 3827: Fundamentals of Computer Systems. Storage
CSEE 387: Fundamentals of Computer Systems Storage The big picture General purpose processor (e.g., Power PC, Pentium, MIPS) Internet router (intrusion detection, pacet routing, etc.) WIreless transceiver
More informationGeneric Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals
William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In
More informationAddress connections Data connections Selection connections
Interface (cont..) We have four common types of memory: Read only memory ( ROM ) Flash memory ( EEPROM ) Static Random access memory ( SARAM ) Dynamic Random access memory ( DRAM ). Pin connections common
More informationIntroduction to Embedded System I/O Architectures
Introduction to Embedded System I/O Architectures 1 I/O terminology Synchronous / Iso-synchronous / Asynchronous Serial vs. Parallel Input/Output/Input-Output devices Full-duplex/ Half-duplex 2 Synchronous
More informationConcept of Memory. The memory of computer is broadly categories into two categories:
Concept of Memory We have already mentioned that digital computer works on stored programmed concept introduced by Von Neumann. We use memory to store the information, which includes both program and data.
More informationEND-TERM EXAMINATION
(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum
More informationUNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents Memory: Introduction, Random-Access memory, Memory decoding, ROM, Programmable Logic Array, Programmable Array Logic, Sequential programmable
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital
Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in
More informationBuses. Disks PCI RDRAM RDRAM LAN. Some slides adapted from lecture by David Culler. Pentium 4 Processor. Memory Controller Hub.
es > 100 MB/sec Pentium 4 Processor L1 and L2 caches Some slides adapted from lecture by David Culler 3.2 GB/sec Display Memory Controller Hub RDRAM RDRAM Dual Ultra ATA/100 24 Mbit/sec Disks LAN I/O Controller
More informationComponents of a personal computer
Components of a personal computer Computer systems ranging from a controller in a microwave oven to a large supercomputer contain components providing five functions. A typical personal computer has hard,
More informationLecture 21: Combinational Circuits. Integrated Circuits. Integrated Circuits, cont. Integrated Circuits Combinational Circuits
Lecture 21: Combinational Circuits Integrated Circuits Combinational Circuits Multiplexer Demultiplexer Decoder Adders ALU Integrated Circuits Circuits use modules that contain multiple gates packaged
More informationCPE/EE 421/521 Fall 2004 Chapter 4 The CPU Hardware Model. Dr. Rhonda Kay Gaede UAH. The CPU Hardware Model - Overview
CPE/EE 421/521 Fall 2004 Chapter 4 The 68000 CPU Hardware Model Dr. Rhonda Kay Gaede UAH Fall 2004 1 The 68000 CPU Hardware Model - Overview 68000 interface Timing diagram Minimal configuration using the
More information2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in
More information1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land
1 2 Basic Computer Ingredients Processor(s) and co-processors RAM main memory ROM initialization/start-up routines Peripherals: keyboard/mouse, display, mass storage, general I/O (printer, network, sound)
More information7/28/ Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc.
Technology in Action Technology in Action Chapter 9 Behind the Scenes: A Closer Look a System Hardware Chapter Topics Computer switches Binary number system Inside the CPU Cache memory Types of RAM Computer
More informationINTERFACING THE ISCC TO THE AND 8086
APPLICATION NOTE INTERFACING THE ISCC TO THE 68 AND 886 INTRODUCTION The ISCC uses its flexible bus to interface with a variety of microprocessors and microcontrollers; included are the 68 and 886. The
More informationCOMP2121: Microprocessors and Interfacing. Introduction to Microprocessors
COMP2121: Microprocessors and Interfacing Introduction to Microprocessors http://www.cse.unsw.edu.au/~cs2121 Lecturer: Hui Wu Session 2, 2017 1 1 Contents Processor architectures Bus Memory hierarchy 2
More informationMemory Systems for Embedded Applications. Chapter 4 (Sections )
Memory Systems for Embedded Applications Chapter 4 (Sections 4.1-4.4) 1 Platform components CPUs. Interconnect buses. Memory. Input/output devices. Implementations: System-on-Chip (SoC) vs. Multi-Chip
More informationChapter 5 Input/Output Organization. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 5 Input/Output Organization Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Accessing I/O Devices Interrupts Direct Memory Access Buses Interface
More informationMemory classification:- Topics covered:- types,organization and working
Memory classification:- Topics covered:- types,organization and working 1 Contents What is Memory? Cache Memory PC Memory Organisation Types 2 Memory what is it? Usually we consider this to be RAM, ROM
More informationComputer Organization
Chapter 5 Computer Organization Figure 5-1 Computer hardware :: Review Figure 5-2 CPU :: Review CPU:: Review Registers are fast stand-alone storage locations that hold data temporarily Data Registers Instructional
More informationDigital System Design
Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University i Slide Set: 15 Date: March 30, 2009 Slide
More informationPC I/O. May 7, Howard Huang 1
PC I/O Today wraps up the I/O material with a little bit about PC I/O systems. Internal buses like PCI and ISA are critical. External buses like USB and Firewire are becoming more important. Today also
More informationEC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure
EC 6504 Microprocessor and Microcontroller Unit II 8086 System Bus Structure Syllabus: 8086 Signals Basic Configurations System bus timing System Design using 8086 IO Programming Introduction to multiprogramming
More informationThe Purpose of Interrupt
Interrupts 3 Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is a hardware-initiated
More informationBus Example: Pentium II
Peripheral Component Interconnect (PCI) Conventional PCI, often shortened to PCI, is a local computer bus for attaching hardware devices in a computer. PCI stands for Peripheral Component Interconnect
More informationa) Memory management unit b) CPU c) PCI d) None of the mentioned
1. CPU fetches the instruction from memory according to the value of a) program counter b) status register c) instruction register d) program status word 2. Which one of the following is the address generated
More informationUnit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Unit 6.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2. Logic Logic and Computer Design Fundamentals Part Implementation
More informationUnit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION
Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Introduction A general purpose computer should have the ability to exchange information with a wide range of devices in varying environments. Computers
More informationComputers and Microprocessors. Lecture 34 PHYS3360/AEP3630
Computers and Microprocessors Lecture 34 PHYS3360/AEP3630 1 Contents Computer architecture / experiment control Microprocessor organization Basic computer components Memory modes for x86 series of microprocessors
More informationThe Central Processing Unit
The Central Processing Unit All computers derive from the same basic design, usually referred to as the von Neumann architecture. This concept involves solving a problem by defining a sequence of commands
More informationWilliam Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory The basic element of a semiconductor memory is the memory cell. Although a variety of
More informationUMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM)
Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash (EEPROM) Static RAM (SRAM) Dynamic RAM (DRAM) Generic pin configuration: Address connection
More informationCHAPTER TWELVE - Memory Devices
CHAPTER TWELVE - Memory Devices 12.1 6x1,024 = 16,384 words; 32 bits/word; 16,384x32 = 524,288 cells 12.2 16,384 addresses; one per word. 12.3 2 16 = 65,536 words = 64K. Thus, memory capacity is 64Kx4.
More informationSECTION-A
M.Sc(CS) ( First Semester) Examination,2013 Digital Electronics Paper: Fifth ------------------------------------------------------------------------------------- SECTION-A I) An electronics circuit/ device
More information(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)
+ (Advanced) Computer Organization & Architechture Prof. Dr. Hasan Hüseyin BALIK (5 th Week) + Outline 2. The computer system 2.1 A Top-Level View of Computer Function and Interconnection 2.2 Cache Memory
More informationOrganisasi Sistem Komputer
LOGO Organisasi Sistem Komputer OSK 5 Input Output 1 1 PT. Elektronika FT UNY Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats
More informationChapter 11: Input/Output Organisation. Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses
Chapter 11: Input/Output Organisation Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses Objective Familiarize with a standard I/O interface synchronous serial buses USB
More informationPrinciples of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.
Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)
More informationDigital Logic Design Exercises. Assignment 1
Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system
More informationCS 16: Assembly Language Programming for the IBM PC and Compatibles
CS 16: Assembly Language Programming for the IBM PC and Compatibles Discuss the general concepts Look at IA-32 processor architecture and memory management Dive into 64-bit processors Explore the components
More informationMemory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM
ECEN454 Digital Integrated Circuit Design Memory ECEN 454 Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports DRAM Outline Serial Access Memories ROM ECEN 454 12.2 1 Memory
More information1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and
More information1. Internal Architecture of 8085 Microprocessor
1. Internal Architecture of 8085 Microprocessor Control Unit Generates signals within up to carry out the instruction, which has been decoded. In reality causes certain connections between blocks of the
More informationMICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output
8085 SATISH CHANDRA What is a Microprocessor? The word comes from the combination micro and processor. Processor means a device that processes whatever. In this context, processor means a device that processes
More informationComputer Architecture CS 355 Busses & I/O System
Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic
More informationSummer 2003 Lecture 18 07/09/03
Summer 2003 Lecture 18 07/09/03 NEW HOMEWORK Instruction Execution Times: The 8088 CPU is a synchronous machine that operates at a particular clock frequency. In the case of the original IBM PC, that clock
More informationA+3 A+2 A+1 A. The data bus 16-bit mode is shown in the figure below: msb. Figure bit wide data on 16-bit mode data bus
3 BUS INTERFACE The ETRAX 100 bus interface has a 32/16-bit data bus, a 25-bit address bus, and six internally decoded chip select outputs. Six additional chip select outputs are multiplexed with other
More informationRead and Write Cycles
Read and Write Cycles The read cycle is shown. Figure 41.1a. The RAS and CAS signals are activated one after the other to latch the multiplexed row and column addresses respectively applied at the multiplexed
More information1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:
1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit
More informationChapter 1: Basics of Microprocessor [08 M]
Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)
More information3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0
1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 28, 2017 at 14:31 CS429 Slideset 18: 1 Random-Access Memory
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: April 9, 2018 at 12:16 CS429 Slideset 17: 1 Random-Access Memory
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 4: Memory Hierarchy Memory Taxonomy SRAM Basics Memory Organization DRAM Basics Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering
More informationUnit 5. Memory and I/O System
Unit 5 Memory and I/O System 1 Input/Output Organization 2 Overview Computer has ability to exchange data with other devices. Human-computer communication Computer-computer communication Computer-device
More informationCS 31: Intro to Systems Digital Logic. Kevin Webb Swarthmore College February 2, 2016
CS 31: Intro to Systems Digital Logic Kevin Webb Swarthmore College February 2, 2016 Reading Quiz Today Hardware basics Machine memory models Digital signals Logic gates Circuits: Borrow some paper if
More informationMain Memory (RAM) Organisation
Main Memory (RAM) Organisation Computers employ many different types of memory (semi-conductor, magnetic disks, USB sticks, DVDs etc.) to hold data and programs. Each type has its own characteristics and
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts
Hardware/Software Introduction Chapter 5 Memory Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 1 2 Introduction Memory:
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction
Hardware/Software Introduction Chapter 5 Memory 1 Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 2 Introduction Embedded
More informationControl Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.
Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale
More informationUNIT - II PERIPHERAL INTERFACING WITH 8085
UNIT - II PERIPHERAL INTERFACING WITH 8085 Peripheral Interfacing is considered to be a main part of Microprocessor, as it is the only way to interact with the external world. The interfacing happens with
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: January 2, 2018 at 11:23 CS429 Slideset 5: 1 Topics of this Slideset
More informationMemory System Overview. DMA & Endian-ness. Technology. Architectural. Problem: The Memory Wall
The Memory Wall EE 357 Unit 13 Problem: The Memory Wall Processor speeds have been increasing much faster than memory access speeds (Memory technology targets density rather than speed) Large memories
More informationSystem Buses Ch 3. Computer Function Interconnection Structures Bus Interconnection PCI Bus. 9/4/2002 Copyright Teemu Kerola 2002
System Buses Ch 3 Computer Function Interconnection Structures Bus Interconnection PCI Bus 1 Computer Function von Neumann architecture memory contains both instruction and data Fetch-Execute Cycle CPU
More informationAccessing I/O Devices Interface to CPU and Memory Interface to one or more peripherals Generic Model of IO Module Interface for an IO Device: CPU checks I/O module device status I/O module returns status
More informationProblem Set 10 Solutions
CSE 260 Digital Computers: Organization and Logical Design Problem Set 10 Solutions Jon Turner thru 6.20 1. The diagram below shows a memory array containing 32 words of 2 bits each. Label each memory
More informationInternal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory
More informationEE 3170 Microcontroller Applications
EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline
More informationComputer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM
i SYLLABUS UNIT - 1 CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance, Multiprocessors and Multicomputers, Historical
More informationDP8420V 21V 22V-33 DP84T22-25 microcmos Programmable 256k 1M 4M Dynamic RAM Controller Drivers
DP8420V 21V 22V-33 DP84T22-25 microcmos Programmable 256k 1M 4M Dynamic RAM Controller Drivers General Description The DP8420V 21V 22V-33 DP84T22-25 dynamic RAM controllers provide a low cost single chip
More informationComputer Architecture
Computer Architecture PCI and PCI Express 2018. február 22. Budapest Gábor Horváth associate professor BUTE Dept. of Networked Systems and Services ghorvath@hit.bme.hu 2 The PCI standard PCI = Peripheral
More information