Summer 2003 Lecture 21 07/15/03
|
|
- Penelope Harper
- 5 years ago
- Views:
Transcription
1 Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU to read the value, or accept values from the CPU and hold them as output logic levels. A simple output port can be implemented using a latch circuit or a flip-flop circuit. Latches and flip-flops have data inputs, data outputs, and gate or clock inputs. They sample their inputs when the gate or clock signal is true, and hold that value until the next time the gate or clock is asserted. Different devices can trigger at different times. Examples of different triggering is the NMI which is edge-sensitive, and the INT which is levelsensitive. Generally, the latches have a level sensitive gate input and flip-flops have an edge sensitive clock input. A latch with a level sensitive gate input will continually sample its inputs and pass them through to the output as long as the gate input is asserted. When the gate input is de-asserted, the last input will be held on the outputs until then next time that the gate is asserted. A flip-flop with an edge sensitive clock will sample the inputs and hold them on its outputs whenever the active edge (either rising or falling edge) occurs. The 74LS373 and 74LS374 are two chips commonly used to implement simple output ports. The 74LS373 is an 8 bit wide latch with an active high, level sensitive gate input. The 74LS374 is an 8 bit wide D flip-flop with a rising edge sensitive clock input. Each of these devices has tri-state outputs and so each also has an active low output enable to enable the tri-state output drivers. The following symbols can be used to represent these devices. The and pins represent an 8 bit wide data bus in and out of the devices. The G input of the 74LS373 is the active high gate input. The input signal with the caret
2 G OE OE 74LS373 74LS374 A simple input port can be implemented using nothing more than a tri-state buffer chip. It is necessary to use a tri-state buffer, as the outputs of the buffer need to be connected to the data bus. It is essential that the buffer output only appear on the data bus when a read is being performed at the port address for the buffer. Otherwise, bus contention would occur between the buffer chip and any other device attempting to place data on the bus. A common tri-state buffer is the 74LS244. This is chip contains two sets of four tri-state buffers with a common output enable. If the two output enables are tied together, it can be used as an 8 bit wide buffer with active low enable.
3 The following symbol can be used for the 74LS244. The and pins represent an 8 bit wide data bus in and out of the chip. The two enables, OE1 and OE2 are active low enables. OE1 enables output bits 0-3 and OE2 enables output bits 4-7. OE1 OE2 74LS244 Complex I/O Devices There are many peripheral chips available that implement more complex i/o functions. For example, the UART used in most IBM PC type computers performs: parallel to serial data conversion, serial to parallel data conversion, FIFO buffering of received data, and baud rate (data clock rate) generation in a single chip. As another example, the 8254 provides three 16 bit programmable timers that can be independently configured to work in any one of five different timing modes. Although the internal operation of these devices can be quite complex, they are generally relative simple to interface to a computer system bus.
4 These devices generally have several internal registers, and so will have some number of address inputs used to select the specific register being read from or written to. There will be a chip select signal of some sort that is used to enable the device to respond to its bus interface inputs. There will usually be read and write strobe inputs that are used to read from or write to the device. Most manufacturers that produce microprocessor chips will also have a line of peripheral chips that are designed to work with that manufacturers microprocessors. These chips will have inputs that are compatible with the bus timing generated by the microprocessor. It is generally very simple to hook up peripherals within a product family line, as they are designed to work together. It is sometimes more difficult when trying to use a peripheral chip from one vendor with a microprocessor from a different manufacturer as the bus timings may be different and incompatible. One example of a peripheral chip within the Intel 8088 family product line is the 8255 Programmable Peripheral Interface. This device has three 8 bit parallel input/output ports that can be configured to work in one of several modes, a control port that is used to configure the operating modes of the three data ports, four internal registers, it requires two address lines to select one of the ports, an active low chip select line, an active low RD (read) and WR (write) inputs,
5 The following symbol can be used to represent the 8255: A1 A0 RD WR CS Port A Port B Port C 8255 A1 A0 RD WR CS READ Op Port A -> Data Bus Port B -> Data Bus Port C -> Data Bus Ctrl Word -> Data Bus WRITE Op Data Bus -> Port A Data Bus -> Port B Data Bus -> Port C Data Bus -> Ctrl Word DISABLE FUNC. X X X X 1 Data Bus -> Three State X X Data Bus -> Three State
PIO 8255 (cont..) M Krishna kumar MAM/M3/LU9e/V1/2004 1
PIO 8255 (cont..) The parallel input-output port chip 8255 is also called as programmable peripheral input-output port. The Intel s 8255 is designed for use with Intel s 8-bit, 16-bit and higher capability
More informationLecture-50 Intel 8255A: Programming and Operating Modes
Lecture-50 Intel 8255A: Programming and Operating Modes Operation Description: There are three basic modes of operation that can be selected by the system software. Mode 0: Basic Input/output Mode 1: Strobes
More information8255 Programmable Peripheral Interface Architecture MCT/UNIT III/NARASIMHARAJ/LECTURE NOTES /IV MECH A
8255 Programmable Peripheral Interface Architecture 8255 PPI Architecture The parallel input-output port chip 8255 is also called as programmable peripheral input- output port. The Intel s 8255 is designed
More informationMICROPROCESSOR B.Tech. th ECE
MICROPROCESSOR B.Tech. th ECE Submitted by: Er. Amita Sharma Dept. of ECE 11/24/2014 2 Microprocessor Architecture The microprocessor can be programmed to perform functions on given data by writing specific
More informationLecture-55 System Interface:
Lecture-55 System Interface: To interface 8253 with 8085A processor, CS signal is to be generated. Whenever CS =0, chip is selected and depending upon A 1 and A 0 one of the internal registers is selected
More informationGeneral Purpose Programmable Peripheral Devices. Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar
Chapter 15 General Purpose Programmable Peripheral Devices by Rahul Patel, Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar Microprocessor & Interfacing (140701) Rahul Patel 1
More informationWeek 7. Input/Output Interface Circuits and LSI Peripheral Devices
Week 7 Input/Output Interface Circuits and LSI Peripheral Devices Core and Special Purpose I/O Interfaces Special purpose I/O interfaces display parallel printer interface serial communication interface
More informationI/O Design. Input / Output Instructions. Engineering 4862 Microprocessors. Lecture 23. Cheng Li
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012 licheng@engr.mun.ca I/O Design When designing an I/O port, ensure that the port is only active when selected by the microprocessor Use latches
More informationThese three counters can be programmed for either binary or BCD count.
S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.
More informationThe MC9S12 in Expanded Mode Using MSI logic to build ports Using MSI logic to build an output port Using MSI logic to build an input port
The MC9S12 in Expanded Mode Using MSI logic to build ports Using MSI logic to build an output port Using MSI logic to build an input port A Simple Parallel Output Port We want a port which will write 8
More informationDesign with Microprocessors
Design with Microprocessors Year III Computer Science 1-st Semester Lecture 11: I/O transfer with x86 I/O Transfer I/O Instructions We discussed IN, OUT, INS and OUTS as instructions for the transfer of
More informationLecture-53 Mode 2: (Strobed Bidirectional bus I/O) This functional configuration provides means for communicating with a peripheral device on a
Lecture-53 Mode 2: (Strobed Bidirectional bus I/O) This functional configuration provides means for communicating with a peripheral device on a single 8-bit I/O data bus in both directions, i.e., for both
More informationPIN DIAGRAM. Richa Upadhyay Prabhu. NMIMS s MPSTME January 19, 2016
PIN DIAGRAM Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu January 19, 2016 Richa Upadhyay Prabhu (MPSTME) 8080 Microprocessor January 19, 2016 1 / 51 Pin Diagram of 8086 Richa Upadhyay
More informationThe MC9S12 address, data and control buses The MC9S12 single-chip mode memory map Simplified write/read cycle. Address, Data and Control Buses
EE 308 Spring 2013 The MC9S12 address, data and control buses The MC9S12 single-chip mode memory map Simplified write/read cycle The real MC9S12 multiplexed external bus Byte order in microprocessors How
More informationChapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS
Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS OBJECTIVES this chapter enables the student to: State the function of the pins of the 8088. List the functions of the 8088 data, address, and control
More informationPage 1 of 18 Hardware Training Tools Data Acquisition I/O Cards Development Tools Pic Tutor 8255 CHIPS Software CAD Education Consulting Downloads PRICE LIST Corporate About AMS Chronology Contact Sales
More informationCHAPTER: 3 PROGRAMMABLE PERIPHERAL INTERFACE & ELECTROMECHANICAL DEVICES INTERFACING
CHAPTER: 3 1 PROGRAMMABLE PERIPHERAL INTERFACE & ELECTROMECHANICAL DEVICES INTERFACING Introduction to 8255 PPI 2 The Intel 8255A is a high-performance, general purpose programmable I/O device is designed
More information2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in
More informationThe 9S12 in Expanded Mode - Using MSI logic to build ports Huang Chapter 14
The 9S12 in Expanded Mode - Using MSI logic to build ports Huang Chapter 14 Using MSI Logic To Build An Output Port Many designs use standard MSI logic for microprocessor expansion This provides an inexpensive
More informationChapter 13 Direct Memory Access and DMA-Controlled I/O
Chapter 13 Direct Memory Access and DMA-Controlled I/O The DMA I/O technique provides direct access to the memory while the microprocessor is temporarily disabled This allows data to be transferred between
More informationUnit 5 DOS INTERRPUTS
Unit 5 DOS INTERRPUTS 5.1 Introduction The DOS (Disk Operating System) provides a large number of procedures to access devices, files and memory. These procedures can be called in any user program using
More informationArchitecture of 8085 microprocessor
Architecture of 8085 microprocessor 8085 consists of various units and each unit performs its own functions. The various units of a microprocessor are listed below Accumulator Arithmetic and logic Unit
More information< W3150A+ / W5100 Application Note for SPI >
< W3150A+ / W5100 Application Note for SPI > Introduction This application note describes how to set up the SPI in W3150A+ or W5100. Both the W3150A+ and W5100 have same architecture. W5100 is operated
More informationBUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book
BUILDING BLOCKS OF A BASIC MICROPROCESSOR Part PowerPoint Format of Lecture 3 of Book Decoder Tri-state device Full adder, full subtractor Arithmetic Logic Unit (ALU) Memories Example showing how to write
More informationThe Purpose of Interrupt
Interrupts 3 Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is a hardware-initiated
More informationUnderstanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,
Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, CISC and RISC processors etc. Knows the architecture and
More information8051 Microcontroller
8051 Microcontroller 1 Salient Features (1). 8 bit microcontroller originally developed by Intel in 1980. (2). High-performance CMOS Technology. (3). Contains Total 40 pins. (4). Address bus is of 16 bit
More informationLab #2: Building the System
Lab #: Building the System Goal: In this second lab exercise, you will design and build a minimal microprocessor system, consisting of the processor, an EPROM chip for the program, necessary logic chips
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationINTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor
Course Title Course Code MICROPROCESSOR & ASSEMBLY LANGUAGE PROGRAMMING DEC415 Lecture : Practical: 2 Course Credit Tutorial : 0 Total : 5 Course Learning Outcomes At end of the course, students will be
More informationOverview of Intel 80x86 µp
CE444 ١ ٢ 8088/808 µp and Supporting Chips Overview of Intel 80x8 µp ٢ ١ 8088/808 µp ٣ Both are mostly the same with small differences. Both are of bit internal Data bus Both have 0 bit address bus Capable
More informationINTERFACING THE ISCC TO THE AND 8086
APPLICATION NOTE INTERFACING THE ISCC TO THE 68 AND 886 INTRODUCTION The ISCC uses its flexible bus to interface with a variety of microprocessors and microcontrollers; included are the 68 and 886. The
More informationControl Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.
Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale
More informationMicroprocessors and Microcontrollers (EE-231)
Microprocessors and Microcontrollers (EE-231) Main Objectives 8088 and 80188 8-bit Memory Interface 8086 t0 80386SX 16-bit Memory Interface I/O Interfacing I/O Address Decoding More on Address Decoding
More informationUnit DMA CONTROLLER 8257
DMA CONTROLLER 8257 In microprocessor based system, data transfer can be controlled by either software or hardware. To transfer data microprocessor has to do the following tasks: Fetch the instruction
More informationCPE/EE 421 Microcomputers
CPE/EE 421 Microcomputers THE 68000 CPU HARDWARE MODEL Instructor: Dr Aleksandar Milenkovic Lecture Notes Lecture 19 CPE/EE 421/521 Microcomputers 1 THE 68000 CPU HARDWARE MODEL Chapter 4 68000 interface
More informationTopics. Interfacing chips
8086 Interfacing ICs 2 Topics Interfacing chips Programmable Communication Interface PCI (8251) Programmable Interval Timer (8253) Programmable Peripheral Interfacing - PPI (8255) Programmable DMA controller
More information1. Internal Architecture of 8085 Microprocessor
1. Internal Architecture of 8085 Microprocessor Control Unit Generates signals within up to carry out the instruction, which has been decoded. In reality causes certain connections between blocks of the
More informationEmbedded Applications. COMP595EA Lecture03 Hardware Architecture
Embedded Applications COMP595EA Lecture03 Hardware Architecture Microcontroller vs Microprocessor Microprocessor is a term used to describe all programmed computational devices. Microcontroller is a term
More informationExercise 1: Static Control of a Data Bus
Exercise 1: Static Control of a Data Bus EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the function of the CS signal and R/W signal in controlling data transfer
More informationCPE/EE 421/521 Fall 2004 Chapter 4 The CPU Hardware Model. Dr. Rhonda Kay Gaede UAH. The CPU Hardware Model - Overview
CPE/EE 421/521 Fall 2004 Chapter 4 The 68000 CPU Hardware Model Dr. Rhonda Kay Gaede UAH Fall 2004 1 The 68000 CPU Hardware Model - Overview 68000 interface Timing diagram Minimal configuration using the
More informationEE 3170 Microcontroller Applications
EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline
More informationAddress connections Data connections Selection connections
Interface (cont..) We have four common types of memory: Read only memory ( ROM ) Flash memory ( EEPROM ) Static Random access memory ( SARAM ) Dynamic Random access memory ( DRAM ). Pin connections common
More informationThe D igital Digital Logic Level Chapter 3 1
The Digital Logic Level Chapter 3 1 Gates and Boolean Algebra (1) (a) A transistor inverter. (b) A NAND gate. (c) A NOR gate. 2 Gates and Boolean Algebra (2) The symbols and functional behavior for the
More informationSummer 2003 Lecture 18 07/09/03
Summer 2003 Lecture 18 07/09/03 NEW HOMEWORK Instruction Execution Times: The 8088 CPU is a synchronous machine that operates at a particular clock frequency. In the case of the original IBM PC, that clock
More informationZ Z-280 MT8930, MT8992/3/4/5 MT8880 MT8888 MT8889 MT8980/1 MT8985, MT8986 (DIP-40) MT8986 (PLCC-44) MT8920B MT8952B
MSAN-145 How to Interface Mitel Components to Parallel Bus CPUs TABL OF CONTNTS Introduction ISSU 1 August 1993 1.0 Group 1 Components 1.1 Interfacing to the 6802 1.2 Interfacing to the 6809 1.3 Interfacing
More information7/19/2013. Introduction. Chapter Objectives Upon completion of this chapter, you will be able to: Chapter Objectives 12 1 BASIC INTERRUPT PROCESSING
Chapter 12: Interrupts Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is
More informationMicroprocessor Architecture. mywbut.com 1
Microprocessor Architecture mywbut.com 1 Microprocessor Architecture The microprocessor can be programmed to perform functions on given data by writing specific instructions into its memory. The microprocessor
More informationChapter 12: Interrupts
Chapter 12: Interrupts Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is
More informationUNIT - II PERIPHERAL INTERFACING WITH 8085
UNIT - II PERIPHERAL INTERFACING WITH 8085 Peripheral Interfacing is considered to be a main part of Microprocessor, as it is the only way to interact with the external world. The interfacing happens with
More informationModule 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1
Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 11 Embedded Processors - II Version 2 EE IIT, Kharagpur 2 Signals of a Typical Microcontroller In this lesson the student will
More informationUART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n
October 2012 Reference Design RD1138 Introduction The Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel conversion on data characters received from a peripheral device or a
More informationCSCE 312 Lab manual. Lab 4 - Computer Organization and Data Path Design. Instructor: Dr. Yum. Fall 2016
CSCE 312 Lab manual Lab 4 - Computer Organization and Data Path Design Instructor: Dr. Yum Fall 2016 Department of Computer Science & Engineering Texas A&M University Chapter 5: Computer Organization and
More informationINTERFACING INTERFACING. Richa Upadhyay Prabhu. NMIMS s MPSTME February 25, 2016
INTERFACING Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu February 25, 2016 8255: Programmable Peripheral Interface or Programmable Input output Device Introduction METHODS OF DATA TRANSFER
More informationLecture-9 Intel 8085 Microprocessor It is a 40-pin DIP(Dual in package) chip, base on NMOS technology, on a single chip of silicon.
Lecture-9 Intel 8085 Microprocessor It is a 40-pin DIP(Dual in package) chip, base on NMOS technology, on a single chip of silicon. It requires a single +5v supply between Vcc at pin no 40 and GND at pin
More information8086 Hardware Specification
Content: Segment 5 8086 Hardware Specification 8086 Modes of operation. Pin diagram and pin function of 8086. 8284A Clock generator operation and pin functions. Prepared By: Mohammed Abdul Kader Lecturer,
More informationEE4380 Microprocessor Design Project
EE4380 Microprocessor Design Project Fall 2002 Class 1 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas Introduction What is a Microcontroller? Microcontroller
More informationThe Memory Component
The Computer Memory Chapter 6 forms the first of a two chapter sequence on computer memory. Topics for this chapter include. 1. A functional description of primary computer memory, sometimes called by
More information9. PERIPHERAL CHIPS 9a
9. PERIPHERAL CHIPS 9a 8255: Programmable Peripheral Interface. Draw the pin diagram of PPI 8255. Ans. The pin diagram of 8255 is shown in Fig. 9a. PA 3 4 PA 4 PA2 2 39 PA 5 PA 3 38 PA 6 PA 4 37 PA7 RD
More information1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:
1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit
More informationConfigurable UART ver 2.10
D16450 Configurable UART ver 2.10 OVERVIEW The D16450 is a soft Core of a Universal Asynchronous Receiver/Transmitter (UART) functionally identical to the TL16C450. D16450 performs serial-to-parallel conversion
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 4: Memory Hierarchy Memory Taxonomy SRAM Basics Memory Organization DRAM Basics Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering
More informationEC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I
EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes
More informationLecture-51 INTEL 8259A Programmable Interrupt Controller
Lecture-51 INTEL 8259A Programmable Interrupt Controller The 8259A is a programmable interrupt controller designed to work with Intel microprocessor 8080 A, 8085, 8086, 8088. The 8259 A interrupt controller
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 12 Ch.5 8086/8088 Hardware Specifications 22-Mar-15 1 The Buffered System If more than 10 unit loads are attached to any bus pin, the
More informationChapter TEN. Memory and Memory Interfacing
Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity
More informationRegisters Format. 4.1 I/O Port Address
4 Registers Format The detailed descriptions of the register format and structure of the ACL- 8112 are specified in this chapter. This information is quite useful for the programmer who wish to handle
More informationEET2411 DIGITAL ELECTRONICS. A device or electrical circuit used to store a single bit (0 or 1) Ex. FF.
Chapter 12 - Memory Devices Digital information is easily stored Commonly used memory devices and systems will be examined Flip flops Registers VLSI and LSI memory devices The difference between main memory
More informationEC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure
EC 6504 Microprocessor and Microcontroller Unit II 8086 System Bus Structure Syllabus: 8086 Signals Basic Configurations System bus timing System Design using 8086 IO Programming Introduction to multiprogramming
More informationCOMP3221: Microprocessors and. and Embedded Systems. Overview. Computer Buses. Bus Oriented Architecture
COMP3221: Microprocessors and Embedded Systems Lecture 17: Computer Buses and Parallel Input/Output (I) http://www.cse.unsw.edu.au/~cs3221 Lecturer: Hui Wu Session 2, 2005 Overview Buses Memory mapped
More informationAllmost all systems contain two main types of memory :
Memory Interface Allmost all systems contain two main types of memory : read-only memory (ROM) system software and permanent system data random access memory (RAM) or read/write memory application software
More informationUsing MSI Logic To Build An Output Port
Using MSI Logic To Build An Output Port Many designs use standard MSI logic for microprocessor expansion This provides an inexpensive way to expand microprocessors One MSI device often used in such expansions
More information13. IN PORT: This is an ALP statement. PORT is the symbolic name given to 8-bit address of the input device available as a 2 nd byte of the
Lecture-23 IN PORT & OUT PORT: Data is transferred from the microprocessor to an output device in an output transfer and from an input device to the microprocessor in an input transfer. Output devices
More informationInterfacing an Intel386 TM EX Microprocessor to an CAN Controller
APPLICATION NOTE Interfacing an Intel386 TM EX Microprocessor to an 82527 CAN Controller GREG SCOTT TECHNICAL MARKETING ENGINEER January 1996 Order Number 272790-001 COPYRIGHT INTEL CORPORATION 1995 1
More informationFeatures: 3 8-bit IO ports PA, PB, PC. PA can be set for Modes 0, 1, 2. PB for 0,1 and PC for mode 0 and for BSR. Modes 1 and 2 are interrupt driven.
Features: 3 8-bit IO ports PA, PB, PC PA can be set for Modes, 1, 2. PB for,1 and PC for mode and for BSR. Modes 1 and 2 are interrupt driven. PC has 2 4-bit parts: PC upper (PCU) and PC lower (PCL), each
More informationLab 16: Data Busses, Tri-State Outputs and Memory
Lab 16: Data Busses, Tri-State Outputs and Memory UC Davis Physics 116B Rev. 0.9, Feb. 2006 1 Introduction 1.1 Data busses Data busses are ubiquitous in systems which must communicate digital data. Examples
More informationCh 4. Standard Single Purpose Processors: Peripherals
EE414 Embedded Systems Ch 4. Standard Single Purpose Processors: Peripherals Part 2/5: Parallel Interface Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology
More information1. state the priority of interrupts of Draw and explain MSW format of List salient features of
Q.1) 1. state the priority of interrupts of 80286. Ans- 1. Instruction exceptions 2. Single step 3. NMI 4. Processor extension segment overrun 5. INTR 6. INT 2. Draw and explain MSW format of 80286. Ans-
More informationConfigurable UART with FIFO ver 2.20
D16550 Configurable UART with FIFO ver 2.20 OVERVIEW The D16550 is a soft Core of a Universal Asynchronous Receiver/Transmitter (UART) functionally identical to the TL16C550A. The D16550 allows serial
More informationEE251: Thursday November 30
EE251: Thursday November 30 Course Evaluation Forms-fill out Memory Subsystem continued Timing requirements Adding memory beyond 4 Gbyte Time Allowing: Begin Review for Final Exam Homework due next Tuesday,
More information8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization
8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization between two devices. So it is very useful chip. The
More information82C54 CHMOS PROGRAMMABLE INTERVAL TIMER
CHMOS PROGRAMMABLE INTERVAL TIMER Compatible with all Intel and most other microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 Handles Inputs from DC 10 MHz for -2 Available
More informationTECHNICAL PAPER Interfacing the Byte- Wide SmartVoltage FlashFile Memory Family to the Intel486 Microprocessor Family
E TECHNICAL PAPER Interfacing the Byte- Wide SmartVoltage FlashFile Memory Family to the Intel486 Microprocessor Family October 1996 Order Number: 297805-001 Information in this document is provided in
More informationTo Interface The 8085 Microprocessor
To Interface The 8085 Microprocessor A microprocessor has to be interfaced with various peripherals to perform various functions. Let's discuss about the Interfacing techniques in detail. Introduction
More informationTM ~.0 00 COMPUTER INTERFACE Z80 S-100. Philip J. Lucas. February 27, 1978
081~.0 00 A COMPUTER INTERFACE Z80 S-100 BUS to PDP-11 UNIBUS BY Philip J. Lucas February 27, 1978 -l- TABLE OF CONTENTS SECTION PAGE NUMBER Abstract Introduction Hardware Software Appendix MDB-1710 Figure
More informationUNIT III. 2. Non-maskable interrupts. 3. Software interrupt. 4. Internal interrupt
UNIT III 8086 INTERRUPTS: An interrupt is the method of processing the microprocessor by peripheral device. An interrupt is used to cause a temporary halt in the execution of program. Microprocessor responds
More information8086 Interrupts and Interrupt Responses:
UNIT-III PART -A INTERRUPTS AND PROGRAMMABLE INTERRUPT CONTROLLERS Contents at a glance: 8086 Interrupts and Interrupt Responses Introduction to DOS and BIOS interrupts 8259A Priority Interrupt Controller
More information82C55. Programmable Peripheral Interface. Interfacing Part III
82C55 Programmable Peripheral Interface Interfacing Part III Review More on Address decoding Interface with memory Introduction to Programmable Peripheral Interface 82C55 About 82C55 The 82C55 is a popular
More informationIntroduction to Microcontrollers
Introduction to Microcontrollers Embedded Controller Simply an embedded controller is a controller that is embedded in a greater system. One can define an embedded controller as a controller (or computer)
More informatione-pg Pathshala Subject: Computer Science Paper: Embedded System Module: Interfacing External Devices using Embedded C Module No: CS/ES/22
e-pg Pathshala Subject: Computer Science Paper: Embedded System Module: Interfacing External Devices using Embedded C Module No: CS/ES/22 Quadrant 1 e-text In this lecture interfacing of external devices
More informationPC Interrupt Structure and 8259 DMA Controllers
ELEC 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 1998/99 WINTER SESSION, TERM 2 PC Interrupt Structure and 8259 DMA Controllers This lecture covers the use of interrupts and the vectored interrupt
More informationINPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides
More informationRA8835. Dot Matrix LCD Controller Specification. Version 1.2 June 1, RAiO Technology Inc. Copyright RAiO Technology Inc.
RAiO Dot Matrix LCD Controller Specification Version 1.2 June 1, 2005 RAiO Technology Inc. Copyright RAiO Technology Inc. 2004, 2005 RAiO TECHNOLOGY I. 1/6 Preliminary Version 1.2 1. Overview The is a
More informationEECS150 - Digital Design Lecture 17 Memory 2
EECS150 - Digital Design Lecture 17 Memory 2 October 22, 2002 John Wawrzynek Fall 2002 EECS150 Lec17-mem2 Page 1 SDRAM Recap General Characteristics Optimized for high density and therefore low cost/bit
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 13 Ch.6 The 80186, 80188, and 80286 Microprocessors 21-Apr-15 1 Chapter Objectives Describe the hardware and software enhancements
More informationRoberto Muscedere Images and Text Portions 2003 Prentice Hall 1
Microcomputer Structure and Operation Chapter 5 A Microprocessor ( P) contains the controller, ALU and internal registers A Microcomputer ( C) contains a microprocessor, memory (RAM, ROM, etc), input and
More informationUMBC. 80C86/80C88: CMOS version draws 10mA with temp spec -40 to 225degF. 450mV while input max can be no higher than 800mV). 0 0.
8086/88 Device Specifications Both are packaged in DIP (Dual In-Line Packages). 8086: 16-bit microprocessor with a 16-bit data bus 8088: 16-bit microprocessor with an 8-bit data bus. Both are 5V parts:
More informationRA8835A. Dot Matrix LCD Controller Specification. Version 1.1 September 18, RAiO Technology Inc. Copyright RAiO Technology Inc.
RAiO Dot Matrix LCD Controller Specification Version 1.1 September 18, 2014 RAiO Technology Inc. Copyright RAiO Technology Inc. 2014 RAiO TECHNOLOGY I. 1/6 www.raio.com.tw Preliminary Version 1.1 1. Overview
More informationI/O Organization John D. Carpinelli, All Rights Reserved 1
I/O Organization 1997 John D. Carpinelli, All Rights Reserved 1 Outline I/O interfacing Asynchronous data transfer Interrupt driven I/O DMA transfers I/O processors Serial communications 1997 John D. Carpinelli,
More informationEE251: Tuesday December 4
EE251: Tuesday December 4 Memory Subsystem continued Timing requirements Adding memory beyond 4 Gbyte Time Allowing: Begin Review for Final Exam Homework #9 due Thursday at beginning of class Friday is
More information